default search action

combined dblp search
author search
venue search
publication search

ask others

"Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power ..."

Ghizlane Lhairech-Lebreton, Philippe Coussy, Eric Martin (2010)

> Home

Details and statistics

DOI: 10.1109/FPL.2010.94

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/Lhairech-LebretonCM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/Lhairech-LebretonCM10
Ghizlane Lhairech-Lebreton, Philippe Coussy, Eric Martin:
Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA. FPL 2010: 464-468

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.