default search action

combined dblp search
author search
venue search
publication search

ask others

"Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically ..."

Jürgen Becker et al. (2001)

> Home

Details and statistics

DOI: 10.1007/3-540-44687-7_60

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/BeckerLPG01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BeckerLPG01
Jürgen Becker, Nicolas Liebau, Thilo Pionteck, Manfred Glesner:
Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures. FPL 2001: 584-589

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.