default search action

combined dblp search
author search
venue search
publication search

ask others

"A 6.0-to-6.9GHz 99fsrms-Jitter Type-II Sampling PLL with Automatic ..."

Jian Yang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/CICC60959.2024.10529055

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/YangXMLYMMP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/YangXMLYMMP24
Jian Yang, Tailong Xu, Xi Meng, Zhenghao Li, Jun Yin, Pui-In Mak, Rui Paulo Martins, Quan Pan:
A 6.0-to-6.9GHz 99fsrms-Jitter Type-II Sampling PLL with Automatic Frequency and Phase Calibration Method Achieving 0.62μs Locking Time in 28nm CMOS. CICC 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.