default search action

combined dblp search
author search
venue search
publication search

ask others

"Timing qualification of a 0.25-μm CMOS ASIC library using BSIM3 FET ..."

Daniel Coops, Josef Watts, Charles Windisch Jr (1998)

> Home

Details and statistics

DOI: 10.1109/CICC.1998.694990

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/CoopsWJ98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/CoopsWJ98
Daniel Coops, Josef Watts, Charles Windisch Jr:
Timing qualification of a 0.25-μm CMOS ASIC library using BSIM3 FET models. CICC 1998: 317-320

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.