default search action

combined dblp search
author search
venue search
publication search

ask others

"A 9.4MHz-to-2.4GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for ..."

Sangdon Jung et al. (2019)

> Home

Details and statistics

DOI: 10.1109/A-SSCC47793.2019.9056931

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/JungJHOL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/JungJHOL19
Sangdon Jung, Jaehong Jung, Byungki Han, Seunghyun Oh, Jongwoo Lee:
A 9.4MHz-to-2.4GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for Multi-Standard Applications in 7nm FinFET CMOS Technology. A-SSCC 2019: 87-90

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.