default search action

combined dblp search
author search
venue search
publication search

ask others

"Partial order method for timed simulation of system-level MPSoC designs."

Eric Cheung, Harry Hsieh, Felice Balarin (2009)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2009.4796472

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/CheungHB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/CheungHB09
Eric Cheung, Harry Hsieh, Felice Balarin:
Partial order method for timed simulation of system-level MPSoC designs. ASP-DAC 2009: 149-154

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.