default search action

combined dblp search
author search
venue search
publication search

ask others

"Fast synthesis of threshold logic networks with optimization."

Yung-Chih Chen, Runyi Wang, Yan-Ping Chang (2016)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2016.7428059

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenWC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenWC16
Yung-Chih Chen, Runyi Wang, Yan-Ping Chang:
Fast synthesis of threshold logic networks with optimization. ASP-DAC 2016: 486-491

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.