default search action

combined dblp search
author search
venue search
publication search

ask others

"Core cannibalization architecture: improving lifetime chip performance for ..."

Bogdan F. Romanescu, Daniel J. Sorin (2008)

> Home

Details and statistics

DOI: 10.1145/1454115.1454124

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-11

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEpact/RomanescuS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEpact/RomanescuS08
Bogdan F. Romanescu, Daniel J. Sorin:
Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults. PACT 2008: 43-51

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.