default search action
"An optimized delay testing technique for LSSD-based VLSI logic circuits."
David M. Wu (1991)
- David M. Wu:
An optimized delay testing technique for LSSD-based VLSI logic circuits. VTS 1991: 239-248
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.