default search action

combined dblp search
author search
venue search
publication search

ask others

"A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder ..."

Anuj Verma, Rahul Shrestha (2020)

> Home

Details and statistics

DOI: 10.1109/VLSID49098.2020.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/VermaS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/VermaS20
Anuj Verma, Rahul Shrestha:
A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio. VLSID 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.