nd-Order Noise-Shaping Hybrid Voltage-Time Two-Step ADC Achieving 170.9 dB FoMS.">nd-Order Noise-Shaping Hybrid Voltage-Time Two-Step ADC Achieving 170.9 dB FoMS., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 1 GS/s Reconfigurable BW 2nd-Order Noise-Shaping Hybrid ..."

Yifan Lyu, Filip Tavernier (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9162805

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LyuT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LyuT20
Yifan Lyu, Filip Tavernier:
A 1 GS/s Reconfigurable BW 2^nd-Order Noise-Shaping Hybrid Voltage-Time Two-Step ADC Achieving 170.9 dB FoMS. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.