default search action

combined dblp search
author search
venue search
publication search

ask others

"Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to ..."

Janusz Rajski et al. (2013)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2013.6673230

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/RajskiPSCNGG13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RajskiPSCNGG13
Janusz Rajski, Miodrag Potkonjak, Adit D. Singh, Abhijit Chatterjee, Zain Navabi, Matthew R. Guthaus, Sezer Gören:
Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors. VLSI-SoC 2013

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.