default search action
Saurabh Saxena
This is just a disambiguation page, and is not intended to be the bibliography of an actual person. Any publication listed on this page has not been assigned to an actual author yet. If you know the true author of one of the publications listed below, you are welcome to contact us.
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j23]Saurabh Saxena, Chetna Gupta:
Optimizing Bug Resolution: A Data-Driven Developer Recommendation System. Int. J. Perform. Eng. 20(8): 510 (2024) - [j22]Sonam Sadhukhan, Arpan Thakkar, Pranav Kumar, Saurabh Saxena:
A 5.4-7.4 GHz Ultra-Low Jitter Injection-Locked Frequency Tripler With 3rd Harmonic Current Boosting Input Buffer. IEEE Trans. Circuits Syst. II Express Briefs 71(11): 4693-4697 (2024) - [c30]Ethan Weber, Aleksander Holynski, Varun Jampani, Saurabh Saxena, Noah Snavely, Abhishek Kar, Angjoo Kanazawa:
NeRFiller: Completing Scenes via Generative 3D Inpainting. CVPR 2024: 20731-20741 - [i13]Daniel Watson, Saurabh Saxena, Lala Li, Andrea Tagliasacchi, David J. Fleet:
Controlling Space and Time with Diffusion Models. CoRR abs/2407.07860 (2024) - 2023
- [c29]Jaya Deepthi Bandarupalli, Saurabh Saxena:
A 0.49-9.8 Gb/s 0.1-1V Output Swing Transmitter with 38.4MHz Reference and <30 ns Turn-On Time. ESSCIRC 2023: 173-176 - [c28]Ting Chen, Lala Li, Saurabh Saxena, Geoffrey E. Hinton, David J. Fleet:
A Generalist Framework for Panoptic Segmentation of Images and Videos. ICCV 2023: 909-919 - [c27]Saurabh Saxena, Charles Herrmann, Junhwa Hur, Abhishek Kar, Mohammad Norouzi, Deqing Sun, David J. Fleet:
The Surprising Effectiveness of Diffusion Models for Optical Flow and Monocular Depth Estimation. NeurIPS 2023 - [c26]Snigdha Jakkoju, Deepthi J. Bandarupalli, Anil Srikanth, Saji Thomas, Saurabh Saxena:
A 2.25 GHz PLL with 0.05-2 MHz Inloop Phase Modulation and -70 dBc Reference Spur for Telemetry Applications. VLSID 2023: 1-5 - [c25]Shivam Nigam, Mukund Murali, Hari Shanker Gupta, Saurabh Saxena:
A 105-525MHz Integer-N Phase-Locked Loop in Indigenous SCL 180nm CMOS. VLSID 2023: 348-352 - [i12]Saurabh Saxena, Abhishek Kar, Mohammad Norouzi, David J. Fleet:
Monocular Depth Estimation using Diffusion Models. CoRR abs/2302.14816 (2023) - [i11]Saurabh Saxena, Charles Herrmann, Junhwa Hur, Abhishek Kar, Mohammad Norouzi, Deqing Sun, David J. Fleet:
The Surprising Effectiveness of Diffusion Models for Optical Flow and Monocular Depth Estimation. CoRR abs/2306.01923 (2023) - [i10]Ethan Weber, Aleksander Holynski, Varun Jampani, Saurabh Saxena, Noah Snavely, Abhishek Kar, Angjoo Kanazawa:
NeRFiller: Completing Scenes via Generative 3D Inpainting. CoRR abs/2312.04560 (2023) - [i9]Saurabh Saxena, Junhwa Hur, Charles Herrmann, Deqing Sun, David J. Fleet:
Zero-Shot Metric Depth with a Field-of-View Conditioned Diffusion Model. CoRR abs/2312.13252 (2023) - 2022
- [j21]R. Gautam
, Saurabh Saxena
A 1.12-1.91 mW/GHz 2.46-4.92 GHz Cascaded Clock Multiplier in 65 nm CMOS. IEEE J. Solid State Circuits 57(6): 1700-1711 (2022) - [j20]Jaya Deepthi Bandarupalli
A 2.5-5.0-GHz Clock Multiplier With 3.2-4.5-mUIrms Jitter and 0.98-1.06 mW/GHz in 65-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 69(9): 3714-3718 (2022) - [c24]Ting Chen, Saurabh Saxena, Lala Li, David J. Fleet, Geoffrey E. Hinton:
Pix2seq: A Language Modeling Framework for Object Detection. ICLR 2022 - [c23]Sonam Sadhukhan, Pranav Kumar, Arpan Thakkar, Apoorva Bhatia, Saurabh Saxena:
A Class-C Injection-Locked Tripler with 48 dB Sub-Harmonic Suppression and 15 fs Additive RMS Jitter in 0.13μm BiCMOS Process. ISCAS 2022: 2740-2744 - [c22]Ting Chen, Saurabh Saxena, Lala Li, Tsung-Yi Lin, David J. Fleet, Geoffrey E. Hinton:
A Unified Sequence Interface for Vision Tasks. NeurIPS 2022 - [c21]Chitwan Saharia, William Chan, Saurabh Saxena, Lala Li, Jay Whang, Emily L. Denton, Seyed Kamyar Seyed Ghasemipour, Raphael Gontijo Lopes, Burcu Karagol Ayan, Tim Salimans, Jonathan Ho, David J. Fleet, Mohammad Norouzi:
Photorealistic Text-to-Image Diffusion Models with Deep Language Understanding. NeurIPS 2022 - [c20]Shraman Mukherjee, Sumantra Seth, Saurabh Saxena:
A 5-Gb/s PAM4 Voltage Mode Transmitter with Current Mode Continuous Time Linear Equalizer. VLSID 2022: 1-5 - [i8]Chitwan Saharia, William Chan, Saurabh Saxena, Lala Li, Jay Whang, Emily Denton, Seyed Kamyar Seyed Ghasemipour, Burcu Karagol Ayan, S. Sara Mahdavi, Raphael Gontijo Lopes, Tim Salimans, Jonathan Ho, David J. Fleet, Mohammad Norouzi:
Photorealistic Text-to-Image Diffusion Models with Deep Language Understanding. CoRR abs/2205.11487 (2022) - [i7]Saurabh Saxena, Neda Yaghoobian:
A Surface Energy Balance Model for Predicting Temperature Evolution of Random-Shaped Smoldering Objects in Open Environments. CoRR abs/2206.02518 (2022) - [i6]Ting Chen, Saurabh Saxena, Lala Li, Tsung-Yi Lin, David J. Fleet, Geoffrey E. Hinton:
A Unified Sequence Interface for Vision Tasks. CoRR abs/2206.07669 (2022) - [i5]Ting Chen, Lala Li, Saurabh Saxena, Geoffrey E. Hinton, David J. Fleet:
A Generalist Framework for Panoptic Segmentation of Images and Videos. CoRR abs/2210.06366 (2022) - 2021
- [j19]Darius Roman
A Machine Learning Degradation Model for Electrochemical Capacitors Operated at High Temperature. IEEE Access 9: 25544-25553 (2021) - [j18]Darius Roman
Machine learning pipeline for battery state-of-health estimation. Nat. Mach. Intell. 3(5): 447-456 (2021) - [i4]Darius Roman, Saurabh Saxena, Valentin Robu, Michael G. Pecht, David Flynn:
Machine learning pipeline for battery state of health estimation. CoRR abs/2102.00837 (2021) - [i3]Ting Chen, Saurabh Saxena, Lala Li, David J. Fleet, Geoffrey E. Hinton:
Pix2seq: A Language Modeling Framework for Object Detection. CoRR abs/2109.10852 (2021) - 2020
- [j17]Weiping Diao
Analysis of Specified Capacity in Power Banks. IEEE Access 8: 21326-21332 (2020) - [j16]Shraman Mukherjee, Ashish Das, Sumantra Seth, Saurabh Saxena:
An Energy-Efficient 3Gb/s PAM4 Full-Duplex Transmitter With 2-Tap Feed Forward Equalizer. IEEE Trans. Circuits Syst. II Express Briefs 67-II(5): 916-920 (2020) - [c19]Chitwan Saharia, William Chan, Saurabh Saxena, Mohammad Norouzi:
Non-Autoregressive Machine Translation with Latent Alignments. EMNLP (1) 2020: 1098-1108 - [c18]R. Gautam
A 2.5-5GHz Injection-Locked Clock Multiplier with Embedded Phase Interpolator in 65nm CMOS. ISCAS 2020: 1-5 - [i2]Chitwan Saharia, William Chan, Saurabh Saxena, Mohammad Norouzi:
Non-Autoregressive Machine Translation with Latent Alignments. CoRR abs/2004.07437 (2020)
2010 – 2019
- 2019
- [j15]Xingyan Yao
The Explosive Nature of Tab Burrs in Li-Ion Batteries. IEEE Access 7: 45978-45982 (2019) - [c17]Saikath Bhattacharya, Lance Fiondella, Saurabh Saxena, Michael G. Pecht:
Quantifying the Impact of Prognostic Distance on Average Cost per Cycle. ICPHM 2019: 1-7 - 2018
- [j14]Saurabh Saxena
Exploding E-Cigarettes: A Battery Safety Issue. IEEE Access 6: 21442-21466 (2018) - [j13]Ahmed Elkholy
Low-Jitter Multi-Output All-Digital Clock Generator Using DTC-Based Open Loop Fractional Dividers. IEEE J. Solid State Circuits 53(6): 1806-1817 (2018) - [c16]Saurabh Saxena, Myeongsu Kang, Yinjiao Xing, Michael G. Pecht:
Anomaly Detection During Lithium-ion Battery Qualification Testing. ICPHM 2018: 1-6 - [c15]Qadeer A. Khan, Saurabh Saxena, Abirmoya Santra:
Area and Current Efficient Capacitor-Less Low Drop-Out Regulator Using Time-Based Error Amplifier. ISCAS 2018: 1-5 - 2017
- [j12]Saurabh Saxena
A 2.8 mW/Gb/s, 14 Gb/s Serial Link Transceiver. IEEE J. Solid State Circuits 52(5): 1399-1411 (2017) - [j11]Mrunmay Talegaonkar
A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma Frequency-to-Digital Converter in 65 nm CMOS. IEEE J. Solid State Circuits 52(9): 2306-2320 (2017) - [j10]Romesh Kumar Nandwana, Saurabh Saxena
A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for Low Frequency Reference Clocks Using Scrambling TDC. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(2): 283-295 (2017) - [c14]Esteban Real, Sherry Moore, Andrew Selle, Saurabh Saxena, Yutaka I. Leon-Suematsu, Jie Tan, Quoc V. Le, Alexey Kurakin:
Large-Scale Evolution of Image Classifiers. ICML 2017: 2902-2911 - [c13]Romesh Kumar Nandwana, Saurabh Saxena
29.6 A 3-to-10Gb/s 5.75pJ/b transceiver with flexible clocking in 65nm CMOS. ISSCC 2017: 492-493 - [i1]Esteban Real, Sherry Moore, Andrew Selle, Saurabh Saxena, Yutaka I. Leon-Suematsu, Quoc V. Le, Alex Kurakin:
Large-Scale Evolution of Image Classifiers. CoRR abs/1703.01041 (2017) - 2016
- [j9]Guanghua Shu, Woo-Seok Choi, Saurabh Saxena
A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition. IEEE J. Solid State Circuits 51(2): 428-439 (2016) - [j8]Ahmed Elkholy
A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider. IEEE J. Solid State Circuits 51(8): 1771-1784 (2016) - [c12]Guanghua Shu, Woo-Seok Choi, Saurabh Saxena
23.1 A 16Mb/s-to-8Gb/s 14.1-to-5.9pJ/b source synchronous transceiver using DVFS and rapid on/off in 65nm CMOS. ISSCC 2016: 398-399 - 2015
- [b1]Saurabh Saxena:
Architectural & circuit level techniques to improve energy efficiency of high speed serial links. University of Illinois Urbana-Champaign, USA, 2015 - [j7]Romesh Kumar Nandwana, Tejasvi Anand, Saurabh Saxena
A Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolation Method. IEEE J. Solid State Circuits 50(4): 882-895 (2015) - [j6]Tejasvi Anand, Mrunmay Talegaonkar, Ahmed Elkholy, Saurabh Saxena
A 7 Gb/s Embedded Clock Transceiver for Energy Proportional Links. IEEE J. Solid State Circuits 50(12): 3101-3119 (2015) - [c11]Ahmed Elkholy, Saurabh Saxena
A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9psrms integrated-jitter. CICC 2015: 1-4 - [c10]Tejasvi Anand, Mrunmay Talegaonkar, Ahmed Elkholy, Saurabh Saxena
3.7 A 7Gb/s rapid on/off embedded-clock serial-link transceiver with 20ns power-on time, 740μW off-state power for energy-proportional links in 65nm CMOS. ISSCC 2015: 1-3 - [c9]Saurabh Saxena
A 2.8mW/Gb/s 14Gb/s serial link transceiver in 65nm CMOS. VLSIC 2015: 352- - 2014
- [j5]Guanghua Shu, Saurabh Saxena
A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop. IEEE J. Solid State Circuits 49(4): 1036-1047 (2014) - [j4]Saurabh Saxena
A 5 Gb/s Energy-Efficient Voltage-Mode Transmitter Using Time-Based De-Emphasis. IEEE J. Solid State Circuits 49(8): 1827-1836 (2014) - [c8]Guanghua Shu, Woo-Seok Choi, Saurabh Saxena
8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS. ISSCC 2014: 150-151 - [c7]Ahmed Elkholy, Amr Elshazly, Saurabh Saxena
15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS. ISSCC 2014: 272-273 - [c6]Romesh Kumar Nandwana, Tejasvi Anand, Saurabh Saxena
A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. VLSIC 2014: 1-2 - [c5]Mrunmay Talegaonkar, Tejasvi Anand, Ahmed Elkholy, Amr Elshazly, Romesh Kumar Nandwana, Saurabh Saxena
A 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter. VLSIC 2014: 1-2 - 2013
- [c4]Saurabh Saxena
A 5 Gb/s 3.2 mW/Gb/s 28 dB loss-compensating pulse-width modulated voltage-mode transmitter. CICC 2013: 1-4 - 2012
- [j3]Samira Zali Asl, Saurabh Saxena
A 12.5-bit 4 MHz 13.8 mW MASH ΔΣ Modulator With Multirated VCO-Based ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(8): 1604-1613 (2012) - [j2]Ramin Zanbaghi, Saurabh Saxena
A 75-dB SNDR, 5-MHz Bandwidth Stage-Shared 2-2 MASH ΔΣ Modulator Dissipating 16 mW Power. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(8): 1614-1625 (2012) - 2011
- [c3]Samira Zali Asl, Saurabh Saxena
A 77dB SNDR, 4MHz MASH ΔΣ modulator with a second-stage multi-rate VCO-based quantizer. CICC 2011: 1-4 - [c2]Ramin Zanbaghi, Saurabh Saxena
A 75dB SNDR, 10MHz conversion bandwidth stage-shared 2-2 MASH ΔΣ modulator dissipating 9mW. CICC 2011: 1-4 - 2010
- [j1]Saurabh Saxena, Jin Jang:
Rapid-Thermal Annealing of Amorphous Silicon on Oxide Semiconductors. IEICE Trans. Electron. 93-C(10): 1495-1498 (2010)
2000 – 2009
- 2009
- [c1]Saurabh Saxena
Automatic Tuning of Time Constants in Single Bit Continuous-time Delta-sigma Modulators. ISCAS 2009: 2257-2260
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-15 19:29 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: