default search action
SAMOS 2022: Samos, Greece
- Alex Orailoglu, Marc Reichenbach, Matthias Jung:
Embedded Computer Systems: Architectures, Modeling, and Simulation - 22nd International Conference, SAMOS 2022, Samos, Greece, July 3-7, 2022, Proceedings. Lecture Notes in Computer Science 13511, Springer 2022, ISBN 978-3-031-15073-9
High Level Synthesis
- Hendrik Folmer
, R. De Groote, Marco Jan Gerrit Bekooij:
High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP. 3-27 - Niklas Rother
Implementing Synthetic Aperture Radar Backprojection in Chisel - A Field Report. 28-42 - Lars Schwenger, Philipp Holzinger, Dietmar Fey, Hector Gerardo Muñoz Hernandez, Marc Reichenbach
EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis. 43-57
Memory Systems
- Mikail Yayla
TREAM: A Tool for Evaluating Error Resilience of Tree-Based Models Using Approximate Memory. 61-73 - Denis Uecker
Split'n'Cover: ISO 26262 Hardware Safety Analysis with SystemC. 74-89 - Viktor Razilov, Robert Wittig, Emil Matús, Gerhard P. Fettweis:
Tagged Geometric History Length Access Interval Prediction for Tightly Coupled Memory Systems. 90-100
Processor Architecture
- Moritz Weißbrich
NanoController: A Minimal and Flexible Processor Architecture for Ultra-Low-Power Always-On System State Controllers. 103-119 - Alessandro Ottaviano
ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration. 120-135
Embedded Software Systems and Beyond
- Jasmin Jahic
CASA: An Approach for Exposing and Documenting Concurrency-Related Software Properties. 139-154 - Aditya Thimmaiah, Vishnuvardhan V. Iyer, Andreas Gerstlauer, Michael Orshansky:
High-Level Simulation of Embedded Software Vulnerabilities to EM Side-Channel Attacks. 155-170
Deep Learning Optimization I
- Milad Kokhazadeh, Georgios Keramidas, Vasilios I. Kelefouras, Iakovos Stamoulis:
A Design Space Exploration Methodology for Enabling Tensor Train Decomposition in Edge Devices. 173-186 - Martin Lechner
Study of DNN-Based Ragweed Detection from Drones. 187-199 - Davide Nadalini
PULP-TrainLib: Enabling On-Device Training for RISC-V Multi-core MCUs Through Performance-Driven Autotuning. 200-216
Extra-Functional Property Estimation
- Christos P. Lamprakos
The Impact of Dynamic Storage Allocation on CPython Execution Time, Memory Footprint and Energy Consumption: An Empirical Study. 219-234 - Florian Fricke
Application Runtime Estimation for AURIX Embedded MCU Using Deep Learning. 235-249 - Quentin Dariol
A Hybrid Performance Prediction Approach for Fully-Connected Artificial Neural Networks on Multi-core Platforms. 250-263
Deep Learning Optimization II
- Sebastian Siegfried Prebeck, Wafic Lawand
A Smart HW-Accelerator for Non-uniform Linear Interpolation of ML-Activation Functions. 267-282 - Christian Heidorn, Nicolai Meyerhöfer, Christian Schinabeck, Frank Hannig, Jürgen Teich:
Hardware-Aware Evolutionary Filter Pruning. 283-299
Innovative Architectures and Tools for Security
- Giorgi Basiashvili
Obfuscating the Hierarchy of a Digital IP. 303-314 - Davide Galli
On the Effectiveness of True Random Number Generators Implemented on FPGAs. 315-326
Power and Energy
- Pierre-Louis Sixdenier, Stefan Wildermann, Daniel Ziegler, Jürgen Teich:
SIDAM: A Design Space Exploration Framework for Multi-sensor Embedded Systems Powered by Energy Harvesting. 329-345 - Sergio Mazzola
A Data-Driven Approach to Lightweight DVFS-Aware Counter-Based Power Modeling for Heterogeneous Platforms. 346-361 - Chirag Sudarshan, Mohammad Hassani Sadi
A Critical Assessment of DRAM-PIM Architectures - Trends, Challenges and Solutions. 362-379
European Research Projects on Digital Systems, Services, and Platforms
- Ramon Canal
SafeDX: Standalone Modules Providing Diverse Redundancy for Safety-Critical Applications. 383-393 - Argyris Kokkinis, Aggelos Ferikoglou, Ioannis Oroutzoglou, Dimitrios Danopoulos, Dimosthenis Masouros, Kostas Siozios:
HW/SW Acceleration of Multiple Workloads Within the SERRANO's Computing Continuum - Invited Paper. 394-405 - Dimitrios Danopoulos, Ioannis Stamoulias, George Lentaris, Dimosthenis Masouros, Ioannis Kanaropoulos, Andreas Kosmas Kakolyris
LSTM Acceleration with FPGA and GPU Devices for Edge Computing Applications in B5G MEC. 406-419 - William Fornaciari
The TEXTAROSSA Approach to Thermal Control of Future HPC Systems. 420-433
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-15 19:20 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: