default search action
ASPLOS-XIV, 2009: Washington, DC, USA
- Mary Lou Soffa, Mary Jane Irwin:
Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2009, Washington, DC, USA, March 7-11, 2009. ACM 2009, ISBN 978-1-60558-406-5
Lessons learned and looking ahead
- Mark Gebhart, Bertrand A. Maher, Katherine E. Coons, Jeffrey R. Diamond, Paul Gratz
, Mario Marino, Nitya Ranganathan, Behnam Robatmili, Aaron Smith, James H. Burrill, Stephen W. Keckler, Doug Burger, Kathryn S. McKinley:
An evaluation of the TRIPS computer system. 1-12 - Constantin Pistol, Christopher Dwyer, Alvin R. Lebeck:
Architectural implications of nanoscale integrated sensing and computing. 13-24
Reliable systems I
- Soyeon Park, Shan Lu
CTrigger: exposing atomicity violation bugs from their hiding places. 25-36 - Stelios Sidiroglou, Oren Laadan, Carlos Perez, Nicolas Viennot, Jason Nieh, Angelos D. Keromytis:
ASSURE: automatic software self-healing using rescue points. 37-48 - Andrew Lenharth, Vikram S. Adve, Samuel T. King:
Recovery domains: an organizing principle for recoverable operating systems. 49-60 - Martin Dimitrov, Huiyang Zhou
Anomaly-based bug prediction, isolation, and validation: an automated approach for software debugging. 61-72
Deterministic multiprocessing
- Pablo Montesinos, Matthew Hicks, Samuel T. King, Josep Torrellas:
Capo: a software-hardware interface for practical deterministic multiprocessor replay. 73-84 - Joseph Devietti, Brandon Lucia, Luis Ceze, Mark Oskin:
DMP: deterministic shared memory multiprocessing. 85-96 - Marek Olszewski, Jason Ansel, Saman P. Amarasinghe
Kendo: efficient deterministic multithreading in software. 97-108
Prediction and accounting
- Mohit Tiwari
Complete information flow tracking from the gates up. 109-120 - David K. Tam, Reza Azimi, Livio Soares, Michael Stumm:
RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations. 121-132 - Stijn Eyerman, Lieven Eeckhout:
Per-thread cycle accounting in SMT processors. 133-144
Transactional memories
- Owen S. Hofmann, Christopher J. Rossbach, Emmett Witchel
Maximum benefit from a minimal HTM. 145-156 - David Dice, Yossi Lev, Mark Moir, Daniel Nussbaum:
Early experience with a commercial hardware transactional memory implementation. 157-168
Reliable systems II
- Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi:
Mixed-mode multicore reliability. 169-180 - Sriram K. Rajamani, G. Ramalingam, Venkatesh Prasad Ranganath
ISOLATOR: dynamically ensuring isolation in comcurrent programs. 181-192 - Joseph A. Tucek, Weiwei Xiong, Yuanyuan Zhou:
Efficient online validation with delta execution. 193-204
Power and storage in enterprise systems
- David Meisner, Brian T. Gold, Thomas F. Wenisch:
PowerNap: eliminating server idle power. 205-216 - Adrian M. Caulfield
Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. 217-228 - Aayush Gupta, Youngjae Kim, Bhuvan Urgaonkar:
DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. 229-240
Potpourri
- Farhana Aleen, Nathan Clark:
Commutativity analysis for software parallelization: letting program transformations see the big picture. 241-252 - M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt:
Accelerating critical section execution with asymmetric multi-core architectures. 253-264 - Todd Mytkowicz, Amer Diwan, Matthias Hauswirth, Peter F. Sweeney:
Producing wrong data without doing anything obviously wrong! 265-276
Managed systems
- Michael D. Bond
Leak pruning. 277-288 - Michal Wegiel, Chandra Krintz:
Dynamic prediction of collection yield for managed runtimes. 289-300 - Aravind Menon, Simon Schubert, Willy Zwaenepoel:
TwinDrivers: semi-automatic derivation of fast and safe hypervisor network drivers from guest OS drivers. 301-312
Architectures
- Ioana Burcea, Andreas Moshovos:
Phantom-BTB: a virtualized branch target buffer design. 313-324 - Karthik Ramani, Christiaan P. Gribble, Al Davis:
StreamRay: a stream filtering architecture for coherent ray tracing. 325-336 - Robert D. Cameron, Dan Lin:
Architectural support for SWAR text processing with parallel bit streams: the inductive doubling principle. 337-348
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-27 20:17 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: