default search action
PACT 1996: Boston, MA, USA
- Proceedings of the Fifth International Conference on Parallel Architectures and Compilation Techniques, PACT'96, Boston, MA, USA, October 20-23, 1996. IEEE Computer Society 1996, ISBN 0-8186-7632-9
- Stephen Jenks, Jean-Luc Gaudiot:
Nomadic Threads: a migrating multithreaded approach to remote memory accesses in multiprocessors. 2-11 - Laurie J. Hendren, Xinan Tang, Yingchun Zhu, Guang R. Gao, Xun Xue, Haiying Cai, Pierre Ouellet:
Compiling C for the EARTH multithreaded architecture. 12-23 - Michael Bekerman, Avi Mendelson, Gad Sheaffer:
Performance and hardware complexity tradeoffs in designing multithreaded architectures. 24-34 - Jenn-Yuan Tsai, Pen-Chung Yew:
The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculation. 35-46 - Po-Yung Chang, Marius Evers, Yale N. Patt:
Improving branch prediction accuracy by reducing pattern history table interference. 48-57 - Stéphan Jourdan, Tse-Hao Hsing, Jared Stark, Yale N. Patt:
The effects of mispredicted-path execution on branch prediction structures. 58-67 - Rafael H. Saavedra, Daeyeon Park:
Improving the effectiveness of software prefetching with adaptive executions. 68-78 - Josep Llosa, Antonio González
, Eduard Ayguadé, Mateo Valero:
Swing module scheduling: a lifetime-sensitive approach. 80-86 - Steven Novack, Alexandru Nicolau:
An efficient, global resource-directed approach to exploiting instruction-level parallelism. 87-96 - P. Tinumalai, Boris Beylin, Krishna Subramanian:
The design of a modulo scheduler for a superscalar RISC processor. 97-109 - Marc Pouzet:
Using the parallel complexity of programs to improve compaction. 111-115 - Kazuaki Okamoto, Shuichi Sakai, Hiroshi Matsuoka, Takashi Yokota, Hideo Hirono:
Multithread execution mechanisms on RICA-1 for massively parallel computation. 116-121 - Wen-Yen Lin, Jean-Luc Gaudiot:
I-Structure Software Cache: a split-phase transaction runtime cache system. 122-126 - Claude G. Diderich, Marc Gengler:
A heuristic approach for finding a solution to the constant-degree parallelism alignment problem. 127-132 - Andrew Sohn, Jui Ku, Yuetsu Kodama, Mitsuhisa Sato, Hirofumi Sakane, Hayato Yamana, Shuichi Sakai, Yoshinori Yamaguchi:
Identifying the capability of overlapping computation with communication. 133-138 - Shigeru Kusakabe, Taku Nagai, Kentaro Inenaga, Makoto Amamiya:
Address generation of dataflow fine-grain parallel data-structures on a distributed-memory computer. 139-143 - Alexander Goikhman, Jacob Katzenelson:
Elastic-plastic flow simulation using the Supercomputer Toolkit. 144-149 - Dmitry Arapov, Alexey Ya. Kalinov, Alexey L. Lastovetsky
Managing the computing space in the mpC compiler. 150-155 - Sekhar Darbha, Santosh Pande
A robust compile time method for scheduling task parallelism on distributed memory machines. 156-162 - M. Loikkanen, Nader Bagherzadeh:
A fine-grain multithreading superscalar architecture. 163-168 - Sébastien Hily, André Seznec:
Branch prediction and simultaneous multithreading. 169-173 - Mayez A. Al-Mouhamed, Lubomir F. Bic, Husam Abu-Haimed:
A compiler transformation to improve memory access time in SIMD systems. 174-178 - Steven Wallace, Nader Bagherzadeh:
A scalable register file architecture for dynamically scheduled processors. 179-184 - Lorenz Huelsbergen:
Dynamic parallelization of modifications to directed acyclic graphs. 186-197 - Andrew Shaw, Arvind, R. Paul Johnson:
Performance tuning scientific codes for dataflow execution. 198-207 - Danny Krizanc, Anton Saarimaki:
Bulk Synchronous Parallel: practical experience with a model for parallel computing. 208-217 - David Abramson, Rok Sosic, Greg Watson:
Implementation techniques for a parallel relative debugger. 218-226 - Shin-Ming Liu, Raymond Lo, Fred C. Chow:
Loop induction variable canonicalization in parallelizing compilers. 228-237 - Steve Carr
Combining optimization for cache and instruction-level parallelism. 238-247 - Michael F. P. O'Boyle, Andy Nisbet, Rupert W. Ford:
A compiler algorithm to reduce invalidation latency in virtual shared memory systems. 248-257 - Daeyeon Park, Rafael H. Saavedra:
Adaptive granularity: transparent integration of fine- and coarse-grain communication. 260-268 - Chris J. Newburn, John Paul Shen:
Automatic partitioning of signal processing programs for symmetric multiprocessors. 269-280 - Alain Darte, Frédéric Vivien:
Optimal fine and medium grain parallelism detection in polyhedral reduced dependence graphs. 281-291 - Thomas Rauber, Gudula Rünger:
The compiler TwoL for the design of parallel implementations. 292-301
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:31 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: