74HC HCT04 CNV 2
74HC HCT04 CNV 2
74HC HCT04 CNV 2
DATA SHEET
For a complete data sheet, please also download:
74HC/HCT04
Hex inverter
Product specification September 1993
File under Integrated Circuits, IC06
Philips Semiconductors Product specification
FEATURES
• Output capability: standard
• ICC category: SSI
GENERAL DESCRIPTION
The 74HC/HCT04 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT04 provide six inverting buffers.
TYPICAL
SYMBOL PARAMETER CONDITIONS UNIT
HC HCT
tPHL/ tPLH propagation delay nA to nY CL = 15 pF; VCC = 5 V 7 8 ns
CI input capacitance 3.5 3.5 pF
CPD power dissipation capacitance per gate notes 1 and 2 21 24 pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
Σ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993 2
Philips Semiconductors Product specification
PIN DESCRIPTION
Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.
FUNCTION TABLE
INPUT OUTPUT
nA nY
L H
H L
Notes
1. H = HIGH voltage level
L = LOW voltage level
September 1993 3
Philips Semiconductors Product specification
September 1993 4
Philips Semiconductors Product specification
AC WAVEFORMS
Fig.6 Waveforms showing the data input (nA) to data output (nY) propagation delays and the output transition
times.
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
September 1993 5