OBSOLETE P

R OD U C T DATASHEET
OD U C T
BSTITUTE PR
POSSIBLE SU 2, HA-2541
HA-284
HA-2542 FN2899
70MHz, High Slew Rate, High Output Current Operational Amplifier Rev.5.00
August 2002

The HA-2542 is a wideband, high slew rate, monolithic Features

operational amplifier featuring an outstanding combination of
speed, bandwidth, and output drive capability. • Stable at Gains of 2 or Greater
• Gain Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . . 70MHz
Utilizing the advantages of the Intersil D.I. technology this
amplifier offers 350V/s slew rate, 70MHz gain bandwidth, • High Slew Rate . . . . . . . . . . . . . . . . . . . . . .300V/s (Min)
and 100mA output current. Application of this device is
• High Output Current . . . . . . . . . . . . . . . . . . . .100mA (Min)
further enhanced through stable operation down to closed
loop gains of 2. • Power Bandwidth . . . . . . . . . . . . . . . . . . . . . 5.5MHz (Typ)

For additional flexibility, offset null and frequency • Output Voltage Swing . . . . . . . . . . . . . . . . . . . 10V (Min)
compensation controls are included in the HA-2542 pinout. • Monolithic Bipolar Dielectric Isolation Construction
The capabilities of the HA-2542 are ideally suited for high
speed coaxial cable driver circuits where low gain and high Applications
output drive requirements are necessary. With 5.5MHz full • Pulse and Video Amplifiers
power bandwidth, this amplifier is most suitable for high
frequency signal conditioning circuits and pulse video • Wideband Amplifiers
amplifiers. Other applications utilizing the HA-2542 • Coaxial Cable Drivers
advantages include wideband amplifiers and fast sample-
• Fast Sample-Hold Circuits
hold circuits.
• High Frequency Signal Conditioning Circuits
For more information on the HA-2542, please refer to
Application Note AN552 (Using the HA-2542), or Application
Note AN556 (Thermal Safe-Operating-Areas for High Pinout
Current Op Amps). HA-2542 (PDIP)
TOP VIEW
For a lower power version of this product, please see
the HA-2842 data sheet.
NC 1 14 NC

NC 2 13 BAL

Part Number Information BAL 3 12 COMP

-IN 4 - 11 V+
TEMP. PKG.
+
PART NUMBER RANGE (oC) PACKAGE NO. +IN 5 10 OUT

HA3-2542-5 0 to 75 14 Ld PDIP E14.3 V- 6 9 NC

NC 7 8 NC

FN2899 Rev.5.00 Page 1 of 12

August 2002
HA-2542

Absolute Maximum Ratings Thermal Information

Supply Voltage (Between V+ and V- Terminals) . . . . . . . . . . . . .35V Thermal Resistance (Typical, Note 2) JA (oC/W) JC (oC/W)
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6V PDIP Package . . . . . . . . . . . . . . . . . . . 95 N/A
Output Current . . . . . . . . . . . . . . . . 50mA Continuous, 125mAPEAK Maximum Junction Temperature (Plastic Package, Note 1) . .150oC
Maximum Storage Temperature Range . . . . . . . . . -65oC to 150oC
Operating Conditions Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC
Temperature Range
HA-2542-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 75oC

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:
1. Maximum power dissipation with load conditions must be designed to maintain the maximum junction temperature below 150oC for plastic
packages. By using Application Note AN556 on Safe Operating Area equations, along with the thermal resistances, proper load conditions can
be determined. Heatsinking will be required in many applications. See the “Application Information” section to determine if heat sinking is
required for your application.
2. JA is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications VSUPPLY = 15V, RL = 1k CL  10pF, Unless Otherwise Specified

HA-2542-5
0oC TO 75oC
TEST TEMP.
PARAMETER CONDITIONS (oC) MIN TYP MAX UNITS

INPUT CHARACTERISTICS

Offset Voltage 25 - 5 10 mV

Full - 8 20 mV

Average Offset Voltage Drift Full - 14 - V/oC

Bias Current 25 - 15 35 A

Full - 26 50 A

Average Bias Current Drift Full - 45 - nA/oC

Offset Current 25 - 1 7 A

Full - - 9 A

Input Resistance 25 - 100 - k

Input Capacitance 25 - 1 - pF

Common Mode Range Full 10 - - V

Input Noise Voltage 0.1Hz to 100Hz 25 - 2.2 - VP-P

Input Noise Density f = 1kHz, RG = 0 25 - 10 - nV/Hz

Input Noise Current Density f = 1kHz, RG = 0 25 - 3 - pA/Hz

TRANSFER CHARACTERISTICS

Large Signal Voltage Gain VO = 10V 25 10 30 - kV/V

Full 5 20 - kV/V

Common Mode Rejection Ratio VCM = 10V Full 70 100 - dB

Minimum Stable Gain 25 2 - - V/V

Gain Bandwidth Product AV = 100 25 - 70 - MHz

OUTPUT CHARACTERISTICS
Output Voltage Swing Full 10 11 - V

Output Current (Note 3) 25 100 - - mA

Output Resistance 25 - 5 - 

FN2899 Rev.5.00 Page 2 of 12

August 2002
HA-2542

Electrical Specifications VSUPPLY = 15V, RL = 1k CL  10pF, Unless Otherwise Specified (Continued)

HA-2542-5
0oC TO 75oC
TEST TEMP.
PARAMETER CONDITIONS (oC) MIN TYP MAX UNITS

Full Power Bandwidth (Note 4) VPEAK = 10V 25 4.7 5.5 - MHz

Differential Gain (Note 5) 25 - 0.1 - %

Differential Phase (Note 5) 25 - 0.2 - Degree

Harmonic Distortion (Note 7) 25 - <0.04 - %

TRANSIENT RESPONSE (Note 6)

Rise Time 25 - 4 - ns

Overshoot 25 - 25 - %

Slew Rate 25 300 350 - V/s

Settling Time 10V Step to 0.1% 25 - 100 - ns

10V Step to 0.01% 25 - 200 - ns

POWER SUPPLY CHARACTERISTICS

Supply Current 25 - 30 - mA

Full - 31 40 mA

Power Supply Rejection Ratio VS = 5V to 15V Full 70 79 - dB

NOTES:
3. RL = 50, VO = 5V, Output duty cycle must be reduced for IOUT > 50mA (e.g. 50% duty cycle for 100mA).
Slew Rate
4. Full Power Bandwidth guaranteed based on slew rate measurement using: FPBW = ----------------------------- .
2V PEAK
5. Differential gain and phase are measured at 5MHz with a 1V differential input voltage.
6. Refer to Test Circuits section of this data sheet.
7. VIN = 1VRMS; f = 10kHz; AV = 10.

Test Circuits and Waveforms

IN +
- OUT

500 VIN

500

NOTES:
VOUT
8. VS = 15V.
9. AV = +2.
10. CL  10pF.
Vertical Scale: VIN = 2.0V/Div., VOUT = 5.0V/Div.
Horizontal Scale: 200ns/Div.

TEST CIRCUIT LARGE SIGNAL RESPONSE

FN2899 Rev.5.00 Page 3 of 12

August 2002
HA-2542

Test Circuits and Waveforms (Continued)

VIN

VOUT

Vertical Scale: 100mV/Div. Vertical Scale: 100mV/Div.

Horizontal Scale: 50ns/Div. Horizontal Scale: 10ns/Div.
VS = 15V, RL = 1k. Propagation delay variance
is negligible over full temperature range.

SMALL SIGNAL RESPONSE PROPAGATION DELAY

NOTES:
SETTLING 11. AV = -2.
POINT
12. Feedback and summing resistors must be matched (0.1%).
13. HP5082-2810 clipping diodes recommended.
2.5k 5k
14. Tektronix P6201 FET probe used at settling point.
1k 15. For 0.01% settling time, heat sinking is suggested to reduce
thermal effects and an analog ground plane with supply
500 V+
decoupling is suggested to minimize ground loop errors.
VIN - VOUT
+
V-

SETTLING TIME TEST CIRCUIT (SEE NOTES 11 - 15.)

FN2899 Rev.5.00 Page 4 of 12

August 2002
HA-2542

Schematic Diagram
BAL BAL
V+
R10 R25 R12 R26
R11 R7 R8 R9 R15
75 5k 75 5k
QP15 QP13 QP14 QP34 QP16
QP35
QP33

R14

QN12 QP32
QP5
QP31 QP7
QN24
QP11
QN23

QN2 C1 QP36
QN42 QN1 OUTPUT
+IN -IN QN38
QN44 R6
R18
COMP
DZ45
QP25

QN18
QN8 QN9
QP43 QN40

QN19 QN4
QN10
R22 QN3 QN29
QN38

C2 R2A
QN37 QN22
QN20 QN26
QN17 QN41
QN21

R1 R2 R27 R3 R28 R4 R16 R17 R5 R13 R21

V-

Application Information (Refer to Application Note AN552 for Further Information)

The Intersil HA-2542 is a state of the art monolithic device Power Dissipation Considerations
which also approaches the “ALL-IN-ONE” amplifier concept. At high output currents, especially with the PDIP package,
This device features an outstanding set of AC parameters care must be taken to ensure that the Maximum Junction
augmented by excellent output drive capability providing for Temperature (TJ, see “Absolute Maximum Ratings” table) is
suitable application in both high speed and high output drive not exceeded. As an example consider the HA-2542 in the
circuits. PDIP package, with a required output current of 20mA at
Primarily intended to be used in balanced 50 and 75 VOUT = 5V. The power dissipation is the quiescent power
coaxial cable systems as a driver, the HA-2542 could also be (1.2W = 30V x 40mA) plus the power dissipated in the output
used as a power booster in audio systems as well as a power stage (POUT = 200mW = 20mA x (15V - 5V)), or a total of
amp in power supply circuits. This device would also be 1.4W. The thermal resistance (JA) of the PDIP package is
suitable as a small DC motor driver. 100oC/W, which increases the junction temperature by
140oC over the ambient temperature (TA). Remaining below
The applications shown in Figures 2 through Figure 4 TJMAX requires that TA be restricted to 10oC (150oC -
demonstrate the HA-2542 at gains of +100 and +2 and as a 140oC). Heatsinking would be required for operation at
video cable driver for small signals. ambient temperatures greater than 10oC.

FN2899 Rev.5.00 Page 5 of 12

August 2002
HA-2542

4) placing power supply decoupling capacitors from device

120
supply pins to ground.
MAXIMUM TA WITHOUT HEATSINK (oC)

VOUT = 5V
VS = 15V
100 Frequency Compensation
The HA-2542 may be externally compensated with a single
80 capacitor to ground. This provides the user the additional
flexibility in tailoring the frequency response of the amplifier. A
60 guideline to the response is demonstrated on the typical
performance curve showing the normalized AC parameters
40 versus compensation capacitance. It is suggested that the user
check and tailor the accurate compensation value for each
20 PDIP application. As shown additional phase margin is achieved at
the loss of slew rate and bandwidth.
0
0 5 10 15 20 25 30 35 40 45 50 For example, for a voltage gain of +2 (or -1) and a load of
OUTPUT CURRENT (100% DUTY CYCLE, mA)
500pF/2k, 20pF is needed for compensation to give a small
signal bandwidth of 30MHz with 40o of phase margin. If a full
FIGURE 1. MAXIMUM OPERATING TEMPERATURE vs
OUTPUT CURRENT power output voltage of 10V is needed, this same configuration
will provide a bandwidth of 5MHz and a slew rate of 200V/s.
Allowable output power can be increased by decreasing the If maximum bandwidth is desired and no compensation is
quiescent dissipation via lower supply voltages. needed, care must be given to minimize parasitic capacitance
For more information please refer to Application Note AN556, at the compensation pin. In some cases where minimum gain
“Thermal Safe Operating Areas for High Current Op Amps”. applications are desired, bending up or totally removing this
pin may be the solution. In this case, care must also be given
Prototyping Guidelines to minimize load capacitance.
For best overall performance in any application, it is
For wideband positive unity gain applications, the HA-2542 can
recommended that high frequency layout techniques be used.
also be over-compensated with capacitance greater than 30pF
This should include: 1) mounting the device through a ground
to achieve bandwidths of around 25MHz. This over-
plane: 2) connecting unused pins (NC) to the ground:
compensation will also improve capacitive load handling or
3) mounting feedback components on Teflon standoffs and or
lower the noise bandwidth. This versatility along with the
locating these components as close to the device as possible:
100mA output current makes the HA-2542 an excellent high
speed driver for many power applications.

Typical Applications

40
GAIN (dB)

30

20

10

0 0
IN + PHASE (DEGREES)
- OUT
-45
990
-90

10 -135

-180

Frequency (0dB) = 44.9MHz,

Phase Margin (0dB) = 40o
FREQUENCY RESPONSE

FIGURE 2. NONINVERTING CIRCUIT (AVCL = 100)

FN2899 Rev.5.00 Page 6 of 12

August 2002
HA-2542

Typical Applications (Continued)

GAIN (dB)
IN + 4
- OUT
2
50
0
0

PHASE (DEGREES)
50
-45

-90

-135

-180

Frequency (dB) = 56MHz, Phase Margin (3dB) = 40o

FREQUENCY RESPONSE

FIGURE 3. NONINVERTING CIRCUIT (AVCL = 2)

75
IN +
- OUT
IN
1k 75

1k

OUT

1V/Div.; 100ns/Div.

PULSE RESPONSE
FIGURE 4. VIDEO CABLE DRIVER (AVCL = 2)

1 14

2 13 NOTES:
RT
3 12 16. Suggested compensation scheme 5pF - 20pF.
- CCOMP
4 + 11 17. Tested Offset Adjustment Range is |VOS +1mV|
V+ minimum referred to output.
5 10
18. Typical range is 20mV with RT = 5k.
6 9

7 8

FIGURE 5. SUGGESTED OFFSET VOLTAGE ADJUSTMENT AND FREQUENCY COMPENSATION

FN2899 Rev.5.00 Page 7 of 12

August 2002
HA-2542

Typical Performance Curves

1000 1000 10
VS = 12V
8

INPUT NOISE CURRENT (pA/Hz)

INPUT NOISE VOLTAGE (nV/Hz)

SIX REPRESENTATIVE UNITS

6

OFFSET VOLTAGE (mV)

100 4
100
2
0

INPUT NOISE VOLTAGE -2

10 10
-4

INPUT NOISE CURRENT -6

-8
1 1 -10
1 10 100 1K 10K 100K -60 -40 -20 0 20 40 60 80 100 120
FREQUENCY (Hz) TEMPERATURE (oC)

FIGURE 6. INPUT NOISE VOLTAGE AND INPUT NOISE FIGURE 7. OFFSET VOLTAGE vs TEMPERATURE
CURRENT vs FREQUENCY

29
TA = 25oC
VS = 12V
VS = 15V 27
SIX REPRESENTATIVE UNITS
100K 25
INPUT RESISTANCE ()

23
BIAS CURRENT (A)

10K 21
19
V+ 17
1000 +
- 15
900
V- 13
100 11
100
9

10 7
100K 1M 10M 100M -60 -40 -20 0 20 40 60 80 100 120
FREQUENCY (Hz) TEMPERATURE (oC)

FIGURE 8. INPUT RESISTANCE vs FREQUENCY FIGURE 9. BIAS CURRENT vs TEMPERATURE

18 120
17 TA = 25oC SIX REPRESENTATIVE UNITS VS = 15V

16 110
15 CMRR
BIAS CURRENT (A)

14
100
13
(dB)

12
90
11
10
80 PSRR
9
8
7 70
5 7 9 11 13 15 -60 -40 -20 0 20 40 60 80 100 120
SUPPLY VOLTAGE (V) TEMPERATURE (oC)

FIGURE 10. BIAS CURRENT vs SUPPLY VOLTAGE FIGURE 11. PSRR AND CMRR vs TEMPERATURE

FN2899 Rev.5.00 Page 8 of 12

August 2002
HA-2542

Typical Performance Curves (Continued)

32
VS = 15V
30 TA = 25oC
120 RL = 2k
28 CMRR
SUPPLY CURRENT (mA)

100
26 -55oC +PSRR
24 80
-PSRR

(dB)
22 60

20 40

18 25oC 20

16 0

14
125oC
12
4 6 8 10 12 14 100 1K 10K 100K 1M 10M
SUPPLY VOLTAGE (V) FREQUENCY (Hz)

FIGURE 12. SUPPLY CURRENT vs SUPPLY VOLTAGE, AT FIGURE 13. PSRR AND CMRR vs FREQUENCY
VARIOUS TEMPERATURES

500 55
RL = 100
50
AV = 2 15V
400 45
VS = 12
AV = 2 10V
SLEW RATE (V/s)

40
VS = 15
AVOL (kV/V)

300
35
VS = 7
AV = 2 30
200 5V
25 VS = 8
15V
AV = 10
100 AV = 10 20
10V
AV = 10 5V 15

0 10
-50 -25 0 25 50 75 100 125 -60 -40 -20 0 20 40 60 80 100 120
TEMPERATURE (oC) TEMPERATURE (oC)

FIGURE 14. SLEW RATE vs TEMPERATURE AT VARIOUS FIGURE 15. OPEN LOOP GAIN vs TEMPERATURE, AT
SUPPLY VOLTAGES VARIOUS SUPPLY VOLTAGES

12.0 1.4
10.0 -55oC 125oC 1.3
25oC
NORMALIZED TO VALUE AT 0pF

8.0 +VOUT +VOUT

OUTPUT VOLTAGE SWING (V)

+VOUT
6.0 1.2
PHASE MARGIN
4.0
1.1
2.0
0.0 1.0
-2.0 0.9
-4.0
-6.0 0.8
-8.0
25oC 0.7 SLEW RATE
-10.0 -55oC -VOUT 125oC 0.6
-12.0 -VOUT BANDWIDTH
-VOUT
-14.0 0.5
5 7 9 11 13 15 0 5 10 15 20 25
SUPPLY VOLTAGE (V) COMPENSATION CAPACITANCE (pF)

FIGURE 16. OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE, FIGURE 17. NORMALIZED AC PARAMETERS vs
AT VARIOUS TEMPERATURES COMPENSATION CAPACITANCE

FN2899 Rev.5.00 Page 9 of 12

August 2002
HA-2542

Typical Performance Curves (Continued)

HA-2542 HA-2542
AV = 10 AV = 10
12 VS = 15V 12 VS = 10V
TA = 25oC TA = 25oC
OUTPUT VOLTAGE (V)

OUTPUT VOLTAGE (V)

10 MAXIMUM SWING 10
RL = 1k RL = 1k
8 MAXIMUM SWING
8 UNDISTORTED UNDISTORTED SWING
SWING
RL = 100 6
6
MAXIMUM SWING
UNDISTORTED SWING 4
4 RL = 100
MAXIMUM SWING
2 2 UNDISTORTED SWING

0 0
0.1 1 10 100 0.1 1 10 100
FREQUENCY (Hz) FREQUENCY (Hz)

FIGURE 18. OUTPUT VOLTAGE SWING vs FREQUENCY FIGURE 19. OUTPUT VOLTAGE SWING vs FREQUENCY

70
HA-2542 25oC
TA = 25oC 12
60 AV = 1000 RL = 1k 125oC
GAIN (dB)
9
VS = 15V
GAIN
50 6
-55oC
AV = 100 3
GAIN (dB)

40
PHASE
0 0

PHASE (DEGREES)
30 VIN V+ -55oC
-45
+
AV = 10 25oC
- -90
20 500 GAIN = +2
V- VS = 8V
RL = 1k -135
10 AV = 2 500 CL  10pF
-180
VIN  90mV 125oC
0
0.1 1 10 100 100K 1M 10M 100M
FREQUENCY (MHz) FREQUENCY (Hz)

FIGURE 20. FREQUENCY RESPONSE CURVES FIGURE 21. HA-2542 CLOSED LOOP GAIN vs TEMPERATURE

FN2899 Rev.5.00 Page 10 of 12

August 2002
HA-2542

Die Characteristics
DIE DIMENSIONS: SUBSTRATE POTENTIAL (POWERED UP):
106 mils x 73 mils x 19 mils V-
2700m x 1850m x 483m
TRANSISTOR COUNT:
METALLIZATION: 43
Type: Al, 1% Cu
PROCESS:
Thickness: 16kÅ 2kÅ
Bipolar Dielectric Isolation
PASSIVATION
Type: Nitride (Si3N4) over Silox (SiO2, 5% Phos.)
Silox Thickness: 12kÅ 2kÅ
Nitride Thickness: 3.5kÅ 1.5kÅ

Metallization Mask Layout

HA-2542

-IN

+IN BAL

BAL

V- OUTPUT V+ COMP

FN2899 Rev.5.00 Page 11 of 12

August 2002
HA-2542

Dual-In-Line Plastic Packages (PDIP)

N
E14.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX INCHES MILLIMETERS
AREA 1 2 3 N/2
SYMBOL MIN MAX MIN MAX NOTES
-B-
A - 0.210 - 5.33 4
-A-
D E A1 0.015 - 0.39 - 4
BASE A2 0.115 0.195 2.93 4.95 -
PLANE A2
-C- A
B 0.014 0.022 0.356 0.558 -
SEATING
PLANE L C B1 0.045 0.070 1.15 1.77 8
L
D1 A1 eA C 0.008 0.014 0.204 0.355 -
D1
B1 e D 0.735 0.775 18.66 19.68 5
eC C
B
eB D1 0.005 - 0.13 - 5
0.010 (0.25) M C A B S
E 0.300 0.325 7.62 8.25 6
NOTES:
E1 0.240 0.280 6.10 7.11 5
1. Controlling Dimensions: INCH. In case of conflict between English
and Metric dimensions, the inch dimensions control. e 0.100 BSC 2.54 BSC -
2. Dimensioning and tolerancing per ANSI Y14.5M-1982. eA 0.300 BSC 7.62 BSC 6
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of eB - 0.430 - 10.92 7
Publication No. 95.
L 0.115 0.150 2.93 3.81 4
4. Dimensions A, A1 and L are measured with the package seated in
JEDEC seating plane gauge GS-3. N 14 14 9
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Rev. 0 12/93
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be perpen-
dicular to datum -C- .
7. eB and eC are measured at the lead tips with the leads uncon-
strained. eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -
1.14mm).

© Copyright Intersil Americas LLC 2002. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com

FN2899 Rev.5.00 Page 12 of 12

August 2002