Documents TPS51518

TPS51518
www.ti.com SLUSAO8 – DECEMBER 2011
Single-Phase, D-CAP™ and D-CAP2™ Controller with 2-Bit Flexible VID Control
Check for Samples: TPS51518
1FEATURES APPLICATIONS
•
2 Differential Voltage Feedback • Notebook Computers
• DC Compensation for Accurate Regulation • GFX Supplies
• Wide Input Voltage Range: 3 V to 28 V • System Agent for Intel Chief River Platform
• Flexible, 2-Bit VID Supports Output Voltage
from 0.5 V to 2.0 V DESCRIPTION
• Adaptive On-Time Modulation with Selectable The TPS51518 is a single phase, D-CAP™/
Control Architecture D-CAP2™ synchronous buck controller with 2-bit VID
inputs which can select up to four independent
– D-CAP™ Mode at 350 kHz for Fast externally programmable output voltage levels where
Transient Response full external programmability in the voltage level, step
– D-CAP2™ Mode at 350 kHz for setting and voltage transition slew rate is desired. It is
Ultra-Low/Low ESR Output Capacitor used for GFX applications where multiple voltage
levels are desired.
• 4700 ppm/°C, Low-Side RDS(on) Current Sensing
• Programmable Soft-Start Time and Output The TPS51518 supports all POS/SPCAP and/or all
Voltage Transition Time ceramic MLCC output capacitor options in
applications where remote sense is a requirement.
• Built-In Output Discharge Tight DC load regulation is achieved through external
• Power Good Output programmable integrator capacitor.
• Integrated Boost Switch The TPS51518 provides full protection suite,
• Built-In OVP/UVP/OCP including OVP, OCL, 5-V UVLO and thermal
• Thermal Shutdown (Non-latched) shutdown. It supports the conversion voltage up to
28 V, and output voltages adjustable from 0.5 V to
• 3 mm × 3 mm, 20-Pin, QFN (RUK) Package 2 V.
The TPS51518 is available in the 3 mm × 3 mm,
QFN, 0.4-mm pitch package and is specified
from –10°C to 105°C.
GSNS
VSNS SLEW TRIP GND MODE

GSNS V5IN V5IN
VIN
V3 DRVL VSNS
V2 TPS51518 DRVH
V1 SW VOUT
V0 BST
VREF PGOOD VID0 VID1 EN
PGOOD VID0 VID1 EN
UDG-11217
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 D-CAP, D-CAP2 are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Copyright © 2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TPS51518
SLUSAO8 – DECEMBER 2011 www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1) (2)

ORDERABLE DEVICE MINIMUM
TA PACKAGE PINS OUTPUT SUPPLY
NUMBER QUANTITY
PLASTIC QUAD FLAT PACK TPS51518RUKR 20 Tape and reel 3000
–10℃ to 105℃
(QFN) TPS51518RUKT 20 Mini reel 250
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the TI
website at www.ti.com.
(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package
ABSOLUTE MAXIMUM RATINGS (1)

MIN MAX UNIT
BST –0.3 36.0
BST (3) –0.3 6.0
SW –5 30
EN, TRIP, MODE, VID1, VID0 –0.3 5.5
Input voltage range (2) V
5VIN –0.3 5.3
SLEW, VSNS –0.3 3.6
GSNS –0.35 0.35
GND –0.3 0.3
DRVH –5 36
(3)
DRVH –0.3 6.0
–0.3 6.0
Output voltage range (2) DRVL V
transient < 20 ns –2.0 6.0
PGOOD –0.3 6.0
VREF, V0, V1, V2, V3 –0.3 3.6
Junction temperature, TJ –40 125 °C
Storage temperature, TSTG –55 150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the network ground terminal unless otherwise noted.
(3) Voltage values are with respect to the SW terminal.
2 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s) :TPS51518

TPS51518
RECOMMENDED OPERATING CONDITIONS (1) (2)

VALUE
MIN MAX UNIT
Supply voltage V5IN 4.50 5.25 V
BST –0.1 33.5
BST (1) –0.1 5.5
SW –3 28
SW (2) –4.5 28.0
Input voltage range V
EN, TRIP, MODE, VID1, VID0 –0.1 5.5
SLEW, VSNS –0.1 3.5
GSNS –0.3 0.3
GND –0.1 0.1
DRVH –3.0 33.5
DRVH (2) –4.5 33.5
DRVH (1) –0.1 5.5
Output voltage range –0.1 5.5 V
DRVL
transient < 20 ns –1.5 5.5
PGOOD –0.1 5.5
VREF, V0, V1, V2, V3 –0.1 3.5
Operating free-air temperature, TA –10 105 °C
(1) Voltage values are with respect to the SW terminal.

(2) This voltage should be applied for less than 30% of the repetitive period.
THERMAL INFORMATION
TPS51518
THERMAL METRIC (1) UNITS
RUK (20) PINS
θJA Junction-to-ambient thermal resistance 94.1
θJCtop Junction-to-case (top) thermal resistance 58.1
θJB Junction-to-board thermal resistance 64.3
°C/W
ψJT Junction-to-top characterization parameter 31.8
ψJB Junction-to-board characterization parameter 58.0
θJCbot Junction-to-case (bottom) thermal resistance 5.9
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 3

TPS51518
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range, VV5IN= 5 V, VMODE= 5 V, VEN= 3.3 V (unless otherwise noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
SUPPLY CURRENT
IV5IN V5IN supply current TA = 25°C, No load, VEN = 5 V, VMODE = 5 V 560 μA
IV5SDN V5IN shutdown current TA = 25°C, No load, VEN = 0 V 1 μA
VREF OUTPUT
VVREF Output voltage IVREF = 30 µA, w/r/t GSNS 2.000 V
0 µA ≦ IVREF < 30 µA, 0°C ≦ TA < 85°C –0.8% 0.8%
VVREFTOL Output voltage tolerance
0 µA ≦ IVREF < 300 µA, –10°C ≦ TA < 105°C –1% 1%
IVREFOCL Current limit VVREF-GSNS = 1.7 V 0.4 1.0 mA
OUTPUT VOLTAGE
VSLEWCLP SLEW clamp voltage VREFIN = 1 V 0.92 1.08 V
gM Error amplifier transconductance VREFIN = 1 V 60 µS
IVSNS VSNS input current VVSNS = 1.0 V –1 1 μA
IVSNSDIS VSNS discharge current VEN = 0 V, VVSNS = 0.5 V, VMODE = 0 V 12 mA
SMPS FREQUENCY
fSW Switching frequency VIN = 12 V, VVSNS = 1.0 V, VMODE = 0 V 350 kHz
tON(min) Minimum on-time DRVH rising to falling 40
ns
tOFF(min) Minimum off-time DRVH falling to rising 320
DRIVERS
Source, IDRVH = 50 mA 1.7
RDH High-side driver resistance Ω
Sink, IDRVH = 50 mA 0.8
Source, IDRVL = 50 mA 1.1
RDL Low-side driver resistance Ω
Sink, IDRVL = 50 mA 0.6
INTERNAL BOOT STRAP SW
VFBST Forward voltage VV5IN-BST, TA = 25°C, IF = 10 mA 0.1 0.2 V
IBST BST leakage current TA = 25°C, VBST = 33 V, VSW = 28 V 0.01 1.50 μA
LOGIC THRESHOLD AND TIMING
VVIDx(LL) VID1/VID0 low-level voltage 0.3 V
VVIDx(LH) VID1/VID0 high-level voltage 0.9 V
VVIDx(HYST) VID1/VID0 hysteresis voltage 0.4 V
IVIDx(LLK) VID1/VID0 input leakage current –1 0 1 μA
VEN(LL) EN low-level voltage 0.5 V
VEN(LH) EN high-level voltage 1.5 V
VEN(HYST) EN hysteresis voltage 0.25 V
IEN(LLK) EN input leakage current –1 1 nA
SOFT START/SLEW RATE
ISS Soft-start current Soft-start current source 10 μA
ISLEW Slew control current 50 μA

TPS51518
ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, VV5IN= 5 V, VMODE= 5 V, VEN= 3.3 V (unless otherwise noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
PGOOD COMPARATOR
PGOOD in from higher 108%
PGOOD in from lower 92%
VPGTH PGOOD threshold
PGOOD out to higher 116%
PGOOD out to lower 84%
IPG PGOOD sink current VPGOOD = 0.5 V 6.0 mA
Delay for PGOOD in 1 ms
tPGDLY PGOOD delay time
Delay for PGOOD out 0.2 μs
tPGCMPSS PGOOD start-up delay time PGOOD comparator wake up delay 1.5 ms
IPGLK PGOOD leakage current –1 0 1 μA
CURRENT DETECTION
ITRIP TRIP source current TA = 25°C, VTRIP = 0.4 V 9 10 11 μA
TRIP source current temperature
TCITRIP 4700 ppm/°C
coefficient (1)
VTRIP VTRIP voltage range 0.2 3 V
VTRIP = 3.0 V 360 375 390
VOCL Current limit threshold VTRIP = 1.6 V 190 200 210 mV
VTRIP = 0.2 V 20 25 30
VTRIP = 3.0 V –390 –375 –360
VOCLN Negative current limit threshold VTRIP = 1.6 V –212 –200 –188 mV
VTRIP = 0.2 V –30 –25 –20
VZC Zero cross detection offset 0 mV
PROTECTIONS
Wake-up 4.3 4.4 4.6
VUVLO V5IN UVLO threshold voltage V
Shutdown 3.8 4.0 4.2
VOVP OVP threshold voltage OVP detect voltage 118% 120% 122%
tOVPDLY OVP propagation delay With 100-mV overdrive 300 ns
VUVP UVP threshold voltage UVP detect voltage 66% 68% 70%
tUVPDLY UVP delay 1 ms
tUVPENDLY UVP enable delay 1.4 ms
THERMAL SHUTDOWN
Shutdown temperature 140
TSDN Thermal shutdown threshold (1) °C
Hysteresis 10
(1) Ensured by design. Not production tested.

TPS51518
DEVICE INFORMATION
MODE
SLEW
VSNS
TRIP
GND
20 19 18 17 16
GSNS 1 15 V5IN
V3 2 14 DRVL
TPS51518
V2 3 13 DRVH
V1 4 12 SW
Thermal Pad
V0 5 11 BST
6 7 8 9 10
EN
VREF
PGOOD
VID1
VID0
PIN DESCRIPTIONS
PIN
I/O DESCRIPTION
No. NAME
I Supply input for high-side MOSFET driver (bootstrap terminal). Connect a capacitor from this pin to the SW
11 BST
pin. Internally connected to V5IN via the bootstrap MOSFET switch.
13 DRVH O High-side MOSFET gate driver output.
14 DRVL O Synchronous low-side MOSFET gate driver output.
10 EN I Enable input for the device. Support 3.3-V logic
17 GND I Combined AGND and PGND point. The positive on-resistance current sensing input.
Voltage sense return tied directly to GND sense point of the load. Tie to GND with a 10-Ω resistor to close
1 GSNS I
feedback if die sensing is used. Short to GND if remote sense is not used.
16 MODE I See Table 2.
7 PGOOD O PGOOD output. Connect pull-up resistor.
Program the startup using 10 µA and voltage transition time using 50 µA from an external capacitor via
19 SLEW I
current source.
12 SW I/O High-side MOSFET gate driver return. The RDS(on) current sensing input (–).
Connect resistor to GND to set OCL at VTRIP/8. Output 10 µA current at room temperature, TC =
18 TRIP I
4700ppm/°C.
5 V0 I Voltage set-point programming resistor input, corresponding to 00
15 V5IN I 5-V power supply input for internal circuits and MOSFET gate drivers
Logic input for set-point voltage selector. Use in conjunction with VID1 pin to select among four set-point
8 VID0 I
reference voltages. Support 1-V and 3.3-V logic.
Logic input for set-point voltage selector. Use in conjunction with VID0 pin to select among four set-point
9 VID1 I
reference voltages. Support 1-V and 3.3-V logic.
6 VREF O 2 V, 300-µA voltage reference. Bypass to GND with a 1-µF ceramic capacitor.
Voltage sense return tied directly to the load voltage sense point. Tie to VOUT with a 10-Ω resistor to close
20 VSNS I
feedback if die sensing is used.
Thermal Pad Connect directly to system GND plane with multiple vias.

TPS51518
FUNCTIONAL BLOCK DIAGRAM

V0 V1 V2 V3
VID 0
00 01 10 11
VREF Reference VID 1
VREFIN – 32% + UV PGOOD

VREFIN +8/16% +
GSNS
Delay
EN Soft-Start OV
+ +
VREFIN + 20%
SLEW VREFIN – 8/16%
VSNS
+ PWM Control Logic
VREFIN + · On/Off Time
· Minimum On /Off Control Mode
· SKIP /FCCM On-Time MODE
· OCL/OVP /UVP Selection
Discharge
· Disharge
VBG BST
Phase
Compensation
DH
10 mA SW
8R
OC XCON
+
R tON
+ One- V5
TRIP 7R Shot
NOC DRVL
+ 5-V UVLO
R +
+
ZC
V5OK
4.4 V/4.0 V
TPS51518 GND
UDG-11203

TPS51518
TYPICAL CHARACTERISTICS
100 100
90
90
Efficiency (%)
Efficiency (%)
80
70
80
VIN = 8 V 60 VIN = 8 V
Mode = 5 V VIN = 12 V Mode = 5 V VIN = 12 V
VVID_00 = 1.20 V VIN = 20 V VVID_10 = 0.80 V VIN = 20 V
70 50
0.1 1 10 100 0.1 1 10
Output Current (A) G004 Output Current (A) G009
Figure 1. GFX Efficiency Figure 2. SA Efficiency
1.000
1.200
0.900
1.000
Output Voltage (V)
Output Voltage (V)

0.800
0.800
0.700
0.600
0.600
VVID_00 = 1.20 V VVID_00 = 0.900 V
0.400 VVID_01 = 1.05 V VVID_01 = 0.725 V
VVID_10 = 0.90 V 0.500 VVID_10 = 0.800 V
Mode = 5 V Mode = 5 V
VIN = 12 V VVID_11 = 0.60 V VIN = 12 V VVID_11 = 0.675 V
0.200 0.400
0 5 10 15 20 25 0 1 2 3 4 5 6
Figure 3. GFX Load Regulation Figure 4. SA Load Regulation
1.4 1.00
1.2 0.90
Output Voltage (V)
Output Voltage (V)
1.0
0.80
0.8
0.70
0.6
0.60
0.4 VVID_00 = 1.20 V VVID_00 = 0.900 V
VVID_01 = 1.05 V VVID_01 = 0.725 V
0.2 VVID_10 = 0.9 V 0.50 VVID_10 = 0.800 V
IOUT = 20 A VVID_11 = 0.6 V IOUT = 6 A VVID_11 = 0.675 V
0.0 0.40
4 6 8 10 12 14 16 18 20 4 6 8 10 12 14 16 18 20
Input Voltage (V) G007 Input Voltage (V) G011
Figure 5. GFX Line Regulation Figure 6. SA Line Regulation

TPS51518
TYPICAL CHARACTERISTICS (continued)

600 600
MODE = 5 V MODE = 5 V
VOUT = 1.2 V VOUT = 0.8 V
500 500
Switching Frequency (kHz)
Switching Frequency (kHz)

L = 0.45 µH L = 1.5 µH
400 400
300 300
200 200
VIN = 8 V VIN = 8 V
100 100
VIN = 12 V VIN = 12 V
VIN = 20 V VIN = 20 V
0 0
0 2 4 6 8 10 12 14 16 18 20 0 1 2 3 4 5 6
Figure 7. GFX Frequency vs. Load Current Figure 8. SA Frequency vs. Load Current
80 450 80 450
VIN = 12 V VIN = 12 V
400 400
60 IOUT = 25 A 60 IOUT = 6 A
MODE = 5 V 350 MODE = 5 V 350
40 VVID_00 = 1.2 V 300 40 VVID_10 = 0.8 V 300
250 250
Gain (dB)
Gain (dB)
Phase (°)
Phase (°)
20 200 20 200
0 150 0 150
100 100
−20 50 −20 50
Gain 0 0
−40 −40 Gain
Phase −50 −50
Phase
−60 −100 −60 −100
100 1000 10000 100000 1000000 100 1000 10000 100000 1000000
Frequency (Hz) G001 Frequency (Hz) G008
Figure 9. GFX Bode Plot Figure 10. SA Bode Plot

TPS51518
TYPICAL CHARACTERISTICS
Figure 11. Load Transient Figure 12. Load Transient
Figure 13. Startup Figure 14. Shutdown
Figure 15. Steady-State Ripple, ILOAD = 0.1 A Figure 16. Steady-State Ripple, ILOAD = 1 A

TPS51518
TYPICAL CHARACTERISTICS (continued)
Figure 17. Steady-State Ripple, ILOAD = 10 A Figure 18. Steady-State Ripple, ILOAD = 30 A
Figure 19. VID transition, ILOAD = 0 A Figure 20. VID transition, ILOAD = 6 A

TPS51518
Switch Mode Power Supply Control

The TPS51518 is a high performance, single-synchronous step-down controller with differential voltage feedback.
It realizes accurate regulation at the specific load point over wide load range.
The TPS51518 supports two control architectures, D-CAP™ mode and D-CAP2™ mode. Both control modes do
not require complex external compensation networks and are suitable for designs with small external
components counts. The D-CAP™ mode provides fast transient response with appropriate amount of equivalent
series resistance (ESR) on the output capacitors. The D-CAP2™ mode is dedicated for a configuration with very
low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). For the both modes, an adaptive
on-time control scheme is used to achieve pseudo-constant frequency. The TPS51518 adjusts the on-time (tON)
to be inversely proportional to the input voltage (VIN) and proportional to the SMPS output voltage (VOUT). The
switching frequency remains nearly constant over the variation of input voltage at the steady-state condition.
Control modes are selected by the MODE pin described in Table 2.
VREF, V0, V1, V2, V3 and Output Voltage

The device provides a 2.0-V, accurate voltage reference from the VREF pin. This output has a 300-µA current
sourcing capability to drive V0, V1, V2 and V3 input voltages through a voltage divider circuit as shown in
Figure 21. If higher overall system accuracy is required, the sum of total resistance (R1+R2+R3+R4+R5) from
VREF to GND should be designed to be more than 67 kΩ. A MLCC capacitor with a value of 0.1-µF or larger
should be attached close to the VREF pin.
The device also provides 2-bit VID flexible output voltage control. Up to four voltage levels can be programmed
externally by a voltage divider circuit. V0 corresponds to VID 00, V1 coresponds to VID 01, V2 coresponds to
VID 10 and V3 coresponds to VID 11. It is not necessary to match the voltage set point (VSET1, VSET2, VSET3 or
VSET4) to any particular V0, V1, V2 or V3 input. Assignment of the input voltage is entirely dependent on the user
requirement, which makes the device very easy and flexible to use.
The device can also be configured to provide 1-bit VID flexible output voltage operation. Up to two voltage levels
can be programmed externally by a voltage divider circuit. Normally, if 1-bit VID operation is desired, the VID0
pin is generally used (the VID1 pin should be grounded if not used).
In the applications where fewer than four input voltage levels are needed, the remaining input voltage pins
cannot be left floating. Connection from the unused pins to GND is required for proper operation.
.
Table 1. VID Settings

VID1 VID0
V0 0 0 VSET1, VSET2, VSET3, VSET4

TPS51518
VREF 2 V
R1 TPS51518
V3
VSET1
11
R2
VSET2 V2
10
R3
V1
VSET3
01
R4
VSET4 V0
00
R5
VID0 VID1
UDG-11207
Figure 21. Setting the Output Voltage
Soft-Start and Power Good

Prior to asserting EN high, the power stage conversion voltage and V5IN voltage should be ready. When EN is
asserted high, TPS51518 provides soft start to suppress in-rush current during start-up. The soft start action is
achieved by an internal SLEW current of 10 µA (typ) sourcing into a small external MLCC capacitor connected
from SLEW pin to GND.
Use Equation 1 to determine the soft-start timing.
V
tSS = CSLEW ´ OUT
ISLEW
where
• CSLEW is the soft start capacitance
• VOUT is the output voltage
• ISLEW is the internal 10-µA current source (1)
The TPS51518 has a powergood open-drain output that indicates the Vout voltage is within the target range. The
target voltage window and transition delay times of the PGOOD comparator are ±8% (typ) and 1-ms delaly for
assertion from low to high, and ±16% (typ) and 0.2-µs delay for de-assertion from high to low during operation.

TPS51518
SLEW and VID Function

In addition to providing soft start function, SLEW is also used to program the VID transition time. TPS51518
supports 2-bit VID and 1-bit VID operations. VID0 and VID1 works with 1.05-V logic level signals with capability
of supporting up to 3.3-V logic high.
V0 V1 V2 V3
VID0
00 01 10 11
VID1
(1)
I1
+
gM (2)
VSNS I2 SLEW
UDG-11206
(1) I1: Enable during VID transitioning, 50 µA.

(2) I2: Soft start, 10 µA.
Figure 22. VID Configuration
During VID transition:

• SLEW current is increased to 50 µA. Based on the VID transition time of the system, the amount of the SLEW
capacitance can be calculated to meet such requirement. The minimum SLEW capacitance can be supported
by the device is 2.7 nF.
dt
CSLEW = ISLEW _ VID ´
dV
where
• ISLEW is 50 µA, dv is the voltage change during VID transition
• dt is the required transition time (2)
• FCCM (forced continuous conduction mode) operation is used regardless of the load level. In the meantime,
the overcurrent level is temporality increased to 125% times the normal OCL level to prevent false OC trip
during fast SLEW up transition. Power good, UVP and OVP functions are all blanked as well. All normal
functions are resumed 16 internal clock cycles (64 µs) after VID transition is completed.
• Additional SLEW CLAMP is implemented. If severe output short occurs (either to GND or to some other high
voltage rails in the system), SLEW is engaged into SLEW CLAMP, approximately 50 mV above or below the
output voltage reference point. After 32 internal clockcycles, the CLAMP is engaged, UVP and OVP functions
are activated to disable the controller at fault.

TPS51518
MODE Pin Configuration

The TPS51518 reads the MODE pin voltage when the EN signal is raised high and stores the status in a
register.Table 2 shows the MODE connection, corresponding control topology.
Table 2. Mode States

MODE PIN CONNECTION CONTROL TOPOLOGY CURRENT SENSE fSW (KHz)
GND D-CAP
RDS(on) 350
5-V Supply D-CAP2
D-CAP™ Mode
Figure 23 shows a simplified model of D-CAP™ mode architecture in the TPS51518.
VIN
SLEW
19
C1
VSNS
DH
20 gM= 60 mS
13
- VOUT
+ Lx
V0 + PWM
Control
5 VSNS Logic RLOAD
and ESR
R1 VREF Driver
6 DL
+ 2.0 V 14 COUT
R2
UDG-11264
Figure 23. D-CAP™ Mode Application
The transconductance (gM) amplifier and SLEW capacitor (C1) forms an integrator. The ripple voltage generated
by ESR of the output capacitor is inversed and averaged by the integrator. The small AC component is
superimposed onto otherwise DC information and forms a reference input at the PWM comparator. As long as
the integrator time constant is much larger than the inverse of the loop crossover frequency, the AC component
is negligible. The VSNS voltage is directly compared to the SLEW voltage at the PWM comparator. The PWM
comparator creates a set signal to turn on the high side MOSFET each cycle.
The PWM comparator creates a set signal to turn on the high-side MOSFET each cycle. The D-CAP™ mode
offers flexibility on output inductance and capacitance selections with ease-of-use without complex feedback loop
calculation and external components. However, it does require sufficient amount of ESR that represents inductor
current information for stable operation and good jitter performance. Organic semiconductor capacitor(s) or
specialty polymer capacitor(s) are recommended.
The requirement for loop stability is simple and is described in Equation 3. The 0-dB frequency, f0, is
recommended to be lower than 1/3 of the switching frequency to secure proper phase margin. The integrator
time constant should be long enough compared to f0, for example one decade low, as described in Equation 4.
1 f
f0 = £ SW
2p ´ ESR ´ COUT 3
where
• ESR is the effective series resistance of the output capacitor

TPS51518
• COUT is the capacitance of the output capacitor

• fSW is the switching frequency (3)
gM f
£ 0
2p ´ C1 10
where
• gM is transconductance of the error amplifier (typically 60 µS) (4)
Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that
determine jitter performance in D-CAP™ mode is the down-slope angle of the VSNS ripple voltage. Figure 24
shows, in the same noise condition, that jitter is improved by making the slope angle larger.
Slope (1)
VVSNS Jitter
(2)
Slope (2)
Jitter
20 mV
(1)
VV0, VV1, VV2, VV3
VV0, VV1, VV2, VV3 +Noise

tON tOFF
Time UDG-11263
Figure 24. Ripple Voltage Slope and Jitter Performance
For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as
shown in Figure 24 and Equation 5.
VOUT ´ ESR
³ 20mV
fSW ´ L X
where
• VOUT is the SMPS output voltage
• LX is the inductance (5)
D-CAP2™ Mode
Figure 25 shows a simplified model of D-CAP2™ mode architecture in the TPS51518.

TPS51518
VIN
VSNS CC1 SW
RC1
20 12
CC2 RC2
DH
13
C1 SLEW LX
Control
19 G VOUT
– Logic
– and
+ PWM Driver DL
V0 + Comparator ESR
14 R LOAD
5
C OUT
4 V1
3 V2
2 V3
R1 VREF
6
+ 2.0 V
R2
TPS51518
UDG-11262
Figure 25. Simplified D-CAP2 Mode Architecture
When TPS51518 operates in D-CAP2 mode, it uses an internal phase compensation network (RC1, RC2, CC1 and
CC2 and G) to work with very low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). The role
of such network is to sense and scale the ripple component of the inductor current information and then use it in
conjunction with the voltage feedback to achieve loop stability of the converter.
The switching frequency used for D-CAP2 mode is 350 kHz and it is generally recommended to have a unity
gain crossover (f0) of 1/4 or 1/3 of the switching frequency, which is approximately 90 kHz to 120 kHz for the
purpose of this application.
Given the range of the recommended unity gain frequency, the power stage design is flexible, as long as
Equation 6 is true.
1 1
£ ´ f0
2 ´ p ´ LOUT ´ COUT 10
(6)
When TPS51518 is configured in D-CAP2 mode, the overall loop response is dominated by the internal phase
compensation network. The compensation network is designed to have two identical zeros at 5.2 kHz in the
frequency domain, which serves the purpose of splitting the L-C double pole into one low frequency pole (same
as the L-C double pole frequency) and one high-frequency pole (greater than the unity gain crossover
frequency).
Light-Load Operation
In auto-skip mode, the TPS51518 SMPS control logic automatically reduces its switching frequency to improve
light-load efficiency. To achieve this intelligence, a zero cross detection comparator is used to prevent negative
inductor current by turning off the low-side MOSFET. Equation 7 shows the boundary load condition of this skip
mode and continuous conduction operation.
ILOAD(LL) =
(VIN - VOUT ) ´ VOUT ´ 1
2 ´ LX VIN fSW (7)

TPS51518
Out-of-Bound Operation
When the output voltage rises to 8% above the target value, the out-of-bound operation starts. During the
out-of-bound condition, the controller operates in forced PWM-only mode. Turning on the low-side MOSFET
beyond the zero inductor current quickly discharges the output capacitor. During this operation, the
cycle-by-cycle negative overcurrent limit is also valid. Once the output voltage returns to within regulation range,
the controller resumes to auto-skip mode.
Current Sensing
In order to provide both cost effective solution and good accuracy, TPS51518 supports MOSFET RDS(on) sensing.
For RDS(on) sensing scheme, TRIP pin should be connected to GND through the trip voltage setting resistor,
RTRIP. In this scheme, TRIP terminal sources 10µA of ITRIP current (at TA = 25°C) and the trip level is set to 1/8 of
the voltage across the RTRIP. The inductor current is monitored by the voltage between the GND pin and the SW
pin so that the SW pin is connected to the drain terminal of the low-side MOSFET. ITRIP has a 4700ppm/°C
temperature slope to compensate the temperature dependency of the RDS(on). GND is used as the positive
current sensing node so that GND should be connected to the sense resistor or the source terminal of the
low-side MOSFET.
Overcurrent Protection
TPS51518 has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the
off-state and the controller maintains the off-state when the inductor current is larger than the overcurrent trip
level. The overcurrent trip level, VOCTRIP, is determined by Equation 8.
æI ö
VOCTRIP = RTRIP ´ ç TRIP ÷
è 8 ø (8)
Because the comparison is made during the off-state, VOCTRIP sets the valley level of the inductor current. The
load current OCL level, IOCL, can be calculated by considering the inductor ripple current.
Overcurrent limiting using RDS(on) sensing is shown in Equation 9.
æV ö I æ ö 1 V -V
IOCL = ç OCTRIP ÷ + IND(ripple) = ç VOCTRIP ÷ + ´ IN OUT
´
VOUT
ç RDS(on ) ÷ 2 ç RDS(on ) ÷ 2 LX fSW ´ VIN
è ø è ø
where
• IIND(ripple) is inductor ripple current (9)
In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output
voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.
Overvoltage and Undervoltage Protection

The TPS51518 sets the overvoltage protection (OVP) when VSNS voltage reaches a level 20% (typ) higher than
the target voltage. When an OV event is detected, the controller changes the output target voltage to 0 V. This
usually turns off DRVH and forces DRVL to be on. When the inductor current begins to flow through the low-side
MOSFET and reaches the negative OCL, DRVL is turned off and DRVH is turned on, for a minimum on-time.
After the minimum on-time expires, DRVH is turned off and DRVL is turned on again. This action minimizes the
output node undershoot due to LC resonance. When the VSNS reaches 0 V, the driver output is latched as
DRVH off, DRVL on.
The undervoltage protection (UVP) latch is set when the VSNS voltage remains lower than 68% (typ) of the
REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and
discharges the VOUT. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.
To release the OVP and UVP latches, toggle EN or adjust the V5IN voltage down and up beyond the
undervoltage lockout threshold.
V5IN Undervoltage Lockout Protection

TPS51518 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower
than UVLO threshold voltage, typically 4.0 V, VOUT is shut off. This is a non-latch protection.

TPS51518
Thermal Shutdown
TPS51518 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ),
VOUT is shut off. The state of VOUT is open at thermal shutdown. This is a non-latch protection and the operation
is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).
Layout Considerations
Certain issues must be considered before designing a layout using the TPS51518.
VREF
6 TPS51518
V3
5
VIN
V2
4
0.1 µF V1 V5
3 Controller 15 #1 VOUT
V0
2.2 µF
2
#2
GSNS
GSNS DL
1
14
VSNS #3
VSNS
20
SLEW TRIP MODE PwrPad GND

19 18 16 17
10 nF
UDG-11261
Figure 26. DC/DC Converter Ground System
• VIN capacitor(s), VOUT capacitor(s) and MOSFETs are the power components and should be placed on one
side of the PCB (solder side). Other small signal components should be placed on another side (component
side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the
small signal traces from noisy power lines.
• All sensitive analog traces and components such as VSNS, SLEW, MODE, V0, V1, V2, V3, VREF and TRIP
should be placed away from high-voltage switching nodes such as SW, DH, DL or BST to avoid coupling.
Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
• The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to
suppress generating switching noise.
– Loop #1. The most important loop to minimize the area of is the path from the VIN capacitor(s) through the
high and low-side MOSFETs, and back to the capacitor(s) through ground. Connect the negative node of
the VIN capacitor(s) and the source of the low-side MOSFET at ground as close as possible. (Refer to loop
#1 of Figure 26)
– Loop #2. The second important loop is the path from the low-side MOSFET through inductor and VOUT
capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side
MOSFET and negative node of VOUT capacitor(s) at ground as close as possible. (Refer to loop #2 of
Figure 26)
– Loop #3. The third important loop is of gate driving system for the low-side MOSFET. To turn on the
low-side MOSFET, high current flows from V5 capacitor through gate driver and the low-side MOSFET,
and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current
TPS51518
flows from gate of the low-side MOSFET through the gate driver and PGND, and back to source of the
low-side MOSFET through ground. Connect negative node of V5 capacitor, source of the low-side
MOSFET and PGND at ground as close as possible. (Refer to loop #3 of Figure 26)
• VSNS can be connected directly to the output voltage sense point at the load device or the bulk capacitor at
the converter side. For additional noise filtering, insert a 10-Ω, 1-nF, R-C filter between the sense point and
the VSNS pin. Connect GSNS to ground return point at the load device or the general ground plane/layer.
VSNS and GSNS can be used for the purpose of remote sensing across the load device, however, care must
be taken to minimize the routing trace to prevent excess noise injection to the sense lines.
• Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as
possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling
to a high-voltage switching node.
• Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as
short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5
mm (20 mils) diameter along this trace.
• The PCB trace defined as SW node, which connects to the source of the switching MOSFET, the drain of the
rectifying MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
• In order to effectively remove heat from the package, prepare the thermal land and solder to the package
thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps to dissipate
heat.　Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side
ground　plane(s) should be used to help dissipation.

TPS51518
DESIGN EXAMPLES
This section describes three different applications for the TPS51518 controller. Design 1 is a 2-Bit VID ICC(max) =
25 A, D-CAP2™, 350-kHz application. Design 2 is a 2-Bit VID ICC(max) = 2 5A, D-CAP™, 350-kHz application.
Design 3 is a 2-Bit VID ICC(max) D-CAP2™, 350-kHz for Intel Chief River System Agent application (SV
processor).
Design 1: 2-Bit VID ICC(max) = 25 A, D-CAP2™, 350-kHz Application

GSNS
0W
4.7 nF 47.5 kW
2.2 mF

GSNS V5IN V5IN
VIN
100 kW
V3 DRVL VSNS
50 kW Q1
4.7 W 0W
TPS51518 LOUT
V2 DRVH
25 kW
V1 SW VOUT
25 kW
V0 0.1 mF
VREF PGOOD VID0 VID1 EN BST Q2 C OUT_BULK + C OUT_MLCC
0.1mF 133 kW
100 kW
PGOOD
VID0 VID1 EN
UDG-11266
Figure 27. Application Circuit for Design 1
Table 3. VID Table for Design 1

OUTPUT VOLTAGE
VID1 VID0
(V)
0 0 1.2
0 1 1.05
1 0 0.9
1 1 0.6
Table 4. List of Materials for Design 1

REFERENCE PART
QTY SPECIFICATION MANUFACTURER
DESIGNATOR NUMBER
CIN (not shown) 4 10 µF, 25 V Taiyo Yuden TMK325BJ106MM
COUT_BULK 3 330 µF, 2.5 V, 9 mΩ Sanyo 2TPE330M9
COUT_MLCC 10 22 µF, 6.3 V Murata GRM21BB30J226ME38
LOUT 1 0.45 µH, 17 A, 1.1 mΩ Panasonic ETQP4LR45XFC
Q1 1 30 V, 7.3 mΩ Texas Instruments CSD17302Q5A

TPS51518
Design 2: 2-Bit VID ICC(max) = 25 A, D-CAP™, 350-kHz, Application Circuit

GSNS
0W
4.7 nF 17.8 kW
2.2 mF

GSNS V5IN V5IN
VIN
100 kW
V3 DRVL VSNS
50 kW Q1
4.7 W 0W
TPS51518 LOUT
V2 DRVH
25 kW
V1 SW VOUT
25 kW
V0 0.1 mF
VREF PGOOD VID0 VID1 EN BST Q2 × 2 COUT_BULK
0.1mF 133 kW
100 kW
PGOOD
VID0 VID1 EN
UDG-11267

OUTPUT VOLTAGE
VID1 VID0
(V)
0 0 1.2
0 1 1.05
1 0 0.9
1 1 0.6

REFERENCE PART
DESIGNATOR NUMBER

TPS51518
Design 3: 2-Bit VID, ICC(max) = 6 A, D-CAP2™ 350-kHz for Intel Chief River System Agent Application (SV
Processor)
GSNS
0W
4.7 nF 47.5 kW
2.2 mF

GSNS V5IN V5IN
VIN
100 kW
V3 DRVL VSNS
7.41 kW Q1
4.7 W 0W
TPS51518 LOUT
V1 DRVH
11 .1 kW
V2 SW VOUT
14.7 kW
V0 0.1 mF
VREF PGOOD VID0 VID1 EN BST Q2 C OUT_BULK + C OUT_MLCC
0.1mF 162 kW
100 kW
PGOOD
VID0 VID1 EN
UDG-11268

OUTPUT VOLTAGE
VID1 VID0
(V)
0 0 0.9
0 1 0.8
1 0 0.725
1 1 0.675

REFERENCE PART
DESIGNATOR NUMBER
COUT_MLCC 1 22 µF, 6.3 V Murata GRM21BB30J226ME38

TPS51518
DESIGN PROCEDURE
The simplified design procedure is done for a system agent rail for IMVP7 Intel platform application using the
TPS51518 controller.
Step One: Determine the specifications.

The system agent rail requirements provide the following key parameters:
• V00 = 0.90 V
• V01 = 0.725 V
• V10 = 0.80 V
• V11 = 0.675 V
• ICC(max) = 6 A
• IDYN(max) = 2 A
Step Two: Determine system parameters.

The input voltage range and operating frequency are of primary interest.
In this example:
• 9 V ≤ VIN ≤ 20 V
• fSW = 350 kHz
Step Three: Determine inductor value and choose Inductor.

Smaller values of inductor have better transient performance but higher ripple and lower efficiency. Higher values
have the opposite characteristics. It is common practice to limit the ripple current to 25% to 50% of the maximum
current. In this example, use 25%:
IP-P = 6 A × 0.25 = 1.5 A
At fSW = 350 kHz with a 20-V input and a 0.80-V output:
æ V ö 0.8 V
(VIN - VOUT )´ ç 10 ÷ (20 V - 0.8 V )´ æç ö
÷
V ´ dT f
è SW ´ VIN ø è 350kHz ´ 20 V ø
L= = =
IP-P IP-P 1.5 A (10)
For this application, a 1.5-µH, 9.7-mΩ inductor from TDK with part number SPM6530T-1R5M100 is used.
Step Four: Set the output voltages.

Set the output voltage levels. for V0, V1, V2 and V3 pins ).
• VID 00, V0 = VSET1 = 0.9 V
• VID 10, V2 = VSET2 = 0.8 V
• VID 01, V1 = VSET3 = 0.725 V
• VID 11, V3 = VSET4 = 0.675 V
Follow the TPS51518 Design Tool_1.0.xls (in the VID_Config section) to determine the resistor values:
• VREF = 2 V
• R1 = 162 kΩ
• R2 = 14.7 kΩ
• R3 = 11.1 kΩ
• R4 = 7.41 kΩ
• R5 = 100 kΩ

TPS51518
VREF 2 V
R1
TPS51518
VSET1
R2 V3
VSET2
V2
R3
VSET3
V1
R4 V0
VSET4
R5
VID0 VID1
UDG-11272
Figure 30. Setting the Output Voltage
Step Five: Calculate SLEW capacitance.

SLEW can be used to program the soft-start time and voltage transition timing. During soft-start operation, the
current source used to program the SLEW rate is 10 µA (nominal). During VID transition, the current source is
switched to a higher current of 50 µA.
In this design example, the requirement is to complete VID_00 to VID_11 transition within 20 µs, calculate the
SLEW capacitance based on Equation 11.
dt 20 ms
CSLEW = I ´ = 50 mA ´ = 4.7nF
dV 0.9 V - 0.675 V (11)
For VOUT = 0.9 V, the soft start timing based on CSLEW is 423 µs.
The slower slew rate is desired to minimize large inductor current perturbation during startup and voltage
transition, thus reducing the possibility of acoustic noise.
Step Six
TPS51518 uses a low-side on-resistance (RDS(on) ) sensing scheme. The TRIP pin sources 10 µA of current and
the trip level is set to 1/8 of the voltage across the TRIP resistor (RTRIP ). The overcurrent trip level is determined
by RTRIP × (ITRIP /8). Because the comparison is done during the off state, the trip voltage sets the valley current.
The load current can be calculated by considering the inductor ripple current.
æ æ (V - VOUT ) ö (VOUT ) ö ´ R
8 ´ ç IOCL - çç IN ÷ ´ ÷ DS(on )
è (2 ´ Lx ) ø (fSW ´ VIN ) ø
ç ÷ ÷
RTRIP = è
ITRIP -
where
• VIN is the input voltage
• VOUT is the output voltage
• fSW is the switching frequency (350 kHz)
• RDS(on) is the low-side FET on resistance
• ITRIP is the trip current, 10 µA (nominal)
• Lx is the output inductance (12)

TPS51518
Step Seven: Determine the output capacitance.
D-CAP™ Mode
Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine the ESR
value to meet small signal stability and recommended ripple voltage. A quick reference is shown in Equation 13
and Equation 14.
1 f
f0 = £ SW
2p ´ ESR ´ COUT 3 (13)
gM ´ ESR f0
£
2 ´ p ´ C1 10
where
• gM is the 60 µS
• C1 is the SLEW capacitance (14)
VOUT ´ ESR
³ 20mV
fSW ´ Lx (15)
D-CAP2™ Mode
The switching frequency for D-CAP2™ mode is 350 kHz and it is generally recommend to have a unity gain
crossover (f0) of 1/4 or 1/3 of the switching frequency, which is approximately 90 kHz to 120kHz for the purpose
of this application.
f f
f0 = SW = 90kHz or f0 = SW = 120kHz
3 4 (16)
Given the range of the recommended unity gain frequency, the power stage design is flexible, as long as the LC
double pole frequency is less than 10% of f0.
1 1
fLC = £ ´ f0 = 9kHz Û 12kHz
2p LOUT ´ COUT 10 (17)
As long as the LC double pole frequency is designed to be less than 1/10 of f0, the internal compensation
network provides sufficient phase boost at the unity gain crossover frequency in order for the converter to be
stable with enough margin (> 60°).
When the ESR frequency of the output bulk capacitor is in the vicinity of the unity gain crossover frequency of
the loop, additional phase boost is achieved. This applies to POSCAP and/or SPCAP output capacitors.
When the ESR frequency of the output capacitor is beyond the unity gain crossover frequency of the loop, no
additional phase boost is achieved. This applies to low/ultra low ESR output capacitors, such as MLCCs.
Equation 18 and Equation 19 can be used to estimate the amount of capacitance needed for a given dynamic
load step/release. Note that there are other factors that may impact the amount of output capacitance for a
specific design, such as ripple and stability. Equation 18 and Equation 19 are used only to estimate the transient
requirement, the result should be used in conjuction with other factors of the design to determine the necessary
output capacitance for the application.
2 æV ´t ö
L ´ DILOAD(max) ´ ç OUT SW + tMIN(off ) ÷
( ) ç VIN(min) ÷
COUT(min_ under) = è ø
æ æ VIN(min) - VOUT ö ö
2 ´ DVLOAD(insert) ´ ç ç ÷ ´ tSW - tMIN(off ) ÷ ´ VOUT
çç VIN(min) ÷ ÷
èè ø ø (18)
2
LOUT ´ DILOAD(max)
( )
COUT(min_ over) =
2 ´ DVLOAD(release) ´ VOUT
(19)
Equation 18 and Equation 19 calculate the minimum COUT for meeting the transient requirement, which is 72.9
µF assuming ±3% voltage allowance for load step and release.

TPS51518
Step Eight: Select decoupling and peripheral components.

For the TPS51518, peripheral capacitors use the following minimum values of ceramic capacitance. X5R or
better temperature coefficient is recommended. Tighter tolerances and higher voltage ratings are always
appropriate.
• V5IN decoupling ≥2.2 µF, ≥ 10 V
• VREF decoupling 0.22 µF to 1 µF, ≥ 4 V
• Bootstrap capacitors ≥ 0.1 µF, ≥ 10 V
• Pull-up resistors on PGOOD, 100 kΩ

PACKAGE OPTION ADDENDUM
www.ti.com 23-Aug-2012
PACKAGING INFORMATION
Orderable Device Status

(1) Package Type Package Pins Package Qty Eco Plan
(2) Lead/ MSL Peak Temp
(3) Samples
Drawing Ball Finish (Requires Login)
TPS51518RUKR ACTIVE WQFN RUK 20 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR
& no Sb/Br)
TPS51518RUKT ACTIVE WQFN RUK 20 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
TAPE AND REEL INFORMATION
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TPS51518RUKR WQFN RUK 20 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS51518RUKT WQFN RUK 20 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS51518RUKR WQFN RUK 20 3000 367.0 367.0 35.0
TPS51518RUKT WQFN RUK 20 250 210.0 185.0 35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated

Documents TPS51518

Uploaded by

Copyright:

Available Formats

Documents TPS51518

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Documents TPS51518

Uploaded by

Copyright:

Available Formats

TPS51518

www.ti.com SLUSAO8 – DECEMBER 2011

VSNS SLEW TRIP GND MODE

PGOOD VID0 VID1 EN

ORDERING INFORMATION (1) (2)

ABSOLUTE MAXIMUM RATINGS (1)

2 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

RECOMMENDED OPERATING CONDITIONS (1) (2)

(1) Voltage values are with respect to the SW terminal.

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 3

4 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

ELECTRICAL CHARACTERISTICS (continued)

(1) Ensured by design. Not production tested.

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 5

6 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

FUNCTIONAL BLOCK DIAGRAM

VREF Reference VID 1

VREFIN – 32% + UV PGOOD

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 7

Figure 1. GFX Efficiency Figure 2. SA Efficiency

Output Voltage (V)

Figure 3. GFX Load Regulation Figure 4. SA Load Regulation

Output Voltage (V)

Figure 5. GFX Line Regulation Figure 6. SA Line Regulation

8 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

TYPICAL CHARACTERISTICS (continued)

Switching Frequency (kHz)

Figure 9. GFX Bode Plot Figure 10. SA Bode Plot

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 9

Figure 11. Load Transient Figure 12. Load Transient

Figure 13. Startup Figure 14. Shutdown

10 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

TYPICAL CHARACTERISTICS (continued)

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 11

Switch Mode Power Supply Control

VREF, V0, V1, V2, V3 and Output Voltage

Table 1. VID Settings

12 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

Figure 21. Setting the Output Voltage

Soft-Start and Power Good

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 13

SLEW and VID Function

(1) I1: Enable during VID transitioning, 50 µA.

Figure 22. VID Configuration

During VID transition:

14 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS51518

MODE Pin Configuration

Table 2. Mode States

Figure 23. D-CAP™ Mode Application

Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 15

• COUT is the capacitance of the output capacitor

VV0, VV1, VV2, VV3