Good RTM Boot
Good RTM Boot
Good RTM Boot
]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
]]]]]]]]]]] ]]]] ]]]]]]]]]] ]] ]]]] (R)
] ]]]]]]]]] ]]]]]] ]]]]]]]] ]] ]]]]
]] ]]]]]]] ]]]]]]]] ]]]]]] ] ]] ]]]]
]]] ]]]]] ] ]]] ] ]]]] ]]] ]]]]]]]]] ]]]] ]] ]]]] ]] ]]]]]
]]]] ]]] ]] ] ]]] ]] ]]]]] ]]]]]] ]] ]]]]]]] ]]]] ]] ]]]]
]]]]] ] ]]]] ]]]]] ]]]]]]]] ]]]] ]] ]]]] ]]]]]]] ]]]]
]]]]]] ]]]]] ]]]]]] ] ]]]]] ]]]] ]] ]]]] ]]]]]]]] ]]]]
]]]]]]] ]]]]] ] ]]]]]] ] ]]] ]]]] ]] ]]]] ]]]] ]]]] ]]]]
]]]]]]]] ]]]]] ]]] ]]]]]]] ] ]]]]]]] ]]]] ]]]] ]]]] ]]]]]
]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
]]]]]]]]]]]]]]]]]]]]]]]]]]]]] Development System
]]]]]]]]]]]]]]]]]]]]]]]]]]]]
]]]]]]]]]]]]]]]]]]]]]]]]]]] VxWorks version 5.4
]]]]]]]]]]]]]]]]]]]]]]]]]] KERNEL: WIND version 2.5
]]]]]]]]]]]]]]]]]]]]]]]]] Copyright Wind River Systems, Inc., 1984-1999
PWB listing
PCI VxWorks Board Bridge Serial
CPU Slot Node Size Revision Type Type Number
--- ---- ---- ---- -------- ------- ------ --------
1 19 A 64 6 G4-DTB INTEL 09975y08 [MHR-FC]
2 19 B 64 6 G4-DTB INTEL 09975y08 MHR-FC]
3 18 A 128 6 G4-DTB INTEL 10045y08 [MHR-FC
4 18 B 4 6 G4-DTB INTEL 10045y08 MHR-FC]
5 17 A 4 6 G4-Proc INTEL 00965x27 [MHR-DP
6 17 B 4 6 G4-Proc INTEL 00965x27 MHR-DP]
7 16 A 4 6 G4-Proc INTEL 01459119 [MHR-DP
8 16 B 4 6 G4-Proc INTEL 01459119 MHR-DP]
9 15 A 4 6 G4-Proc INTEL 06905x31 [MHR-DP
10 15 B 4 6 G4-Proc INTEL 06905x31 MHR-DP]
11 14 A 4 6 G4-FPGA INTEL 11605y08 [MHR-BP
12 14 B 4 6 G4-FPGA INTEL 11605y08 MHR-BP]
13 13 A 4 6 G4-FPGA INTEL 12149216 [MHR-BP
14 13 B 4 6 G4-FPGA INTEL 12149216 MHR-BP]
15 12 A 4 6 G4-FPGA INTEL 10785y08 [MHR-BP
16 12 B 4 6 G4-FPGA INTEL 10785y08 MHR-BP]
ISPCmds.c 264 tISPRead | ISP2200 Rev:01, RISC Rev:03, FB&FPM Rev:0405, RISC ROM Rev:04
rElCtlMgr : start option - simflag=0 traceflag=0 watchdogflag=1
rElCtl is running as product mode.
rElCtl is working to watch "timeout"
ISPCmds.c 174 tISPRead | ISP2200 started successfully.
ISPRead.c 170 tISPRead | Waiting for Fibre Channel Communications to start.
ISPRead.c 321 tISPRead | LIP (Loop Initialization Procedure Complete)
ISPRead.c 328 tISPRead | Fibre Channel Communication started. FC loop is working.