Nothing Special   »   [go: up one dir, main page]

Clevo PC70DS-PC70DR-PC70DP - 6-71-PC500-D02

Download as pdf or txt
Download as pdf or txt
You are on page 1of 128

PC70DS / PC70DR / PC70DP

Vinafix.com
Vinafix.com
Preface

Notebook Computer

PC70DS / PC70DR / PC70DP

Service Manual

Preface
Vinafix.com

I
Preface

Notice
The company reserves the right to revise this publication or to change its contents without notice. Information contained
herein is for reference only and does not constitute a commitment on the part of the manufacturer or any subsequent ven-
dor. They assume no responsibility or liability for any errors or inaccuracies that may appear in this publication nor are
they in anyway responsible for any loss or damage resulting from the use (or misuse) of this publication.

This publication and any accompanying software may not, in whole or in part, be reproduced, translated, transmitted or
reduced to any machine readable form without prior consent from the vendor, manufacturer or creators of this publica-
tion, except for copies kept by the user for backup purposes.

Brand and product names mentioned in this publication may or may not be copyrights and/or registered trademarks of
their respective companies. They are mentioned for identification purposes only and are not intended as an endorsement
of that product or its manufacturer.
Preface

Version 1.0
January 2021
Vinafix.com

Trademarks
Intel and Intel Core are trademarks of Intel Corporation.
Windows® is a registered trademark of Microsoft Corporation.
Other brand and product names are trademarks and /or registered trademarks of their respective companies.

II
Preface

About this Manual


This manual is intended for service personnel who have completed sufficient training to undertake the maintenance and
inspection of personal computers.

It is organized to allow you to look up basic information for servicing and/or upgrading components of the PC70DS /
PC70DR / PC70DP series notebook PC.

The following information is included:

Chapter 1, Introduction, provides general information about the location of system elements and their specifications.
Chapter 2, Disassembly, provides step-by-step instructions for disassembling parts and subsystems and how to upgrade
elements of the system.

Appendix A, Part Lists

Preface
Appendix B, Schematic Diagrams

Vinafix.com

III
Preface

IMPORTANT SAFETY INSTRUCTIONS


Follow basic safety precautions, including those listed below, to reduce the risk of fire, electric shock and injury to per-
sons when using any electrical equipment:

1. Do not use this product near water, for example near a bath tub, wash bowl, kitchen sink or laundry tub, in a wet
basement or near a swimming pool.
2. Avoid using a telephone (other than a cordless type) during an electrical storm. There may be a remote risk of elec-
trical shock from lightning.
3. Do not use the telephone to report a gas leak in the vicinity of the leak.
4. Use only the power cord and batteries indicated in this manual. Do not dispose of batteries in a fire. They may
explode. Check with local codes for possible special disposal instructions.
5. This product is intended to be supplied by a Listed Power Unit as follows:
• AC Input of 100 - 240V, 50 - 60Hz, DC Output of 19.5V, 9.23A (180 Watts) minimum AC/DC Adapter.
Preface

FCC Statement
Vinafix.com
This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
This device may not cause harmful interference.
This device must accept any interference received, including interference that may cause undesired operation.

IV
Preface

Instructions for Care and Operation


The notebook computer is quite rugged, but it can be damaged. To prevent this, follow these suggestions:

1. Don’t drop it, or expose it to shock. If the computer falls, the case and the components could be damaged.
Do not expose the computer Do not place it on an unstable Do not place anything heavy
to any shock or vibration. surface. on the computer.

2. Keep it dry, and don’t overheat it. Keep the computer and power supply away from any kind of heating element. This
is an electrical appliance. If water or any other liquid gets into it, the computer could be badly damaged.
Do not expose it to excessive Do not leave it in a place Don’t use or store the com- Do not place the computer on

Preface
heat or direct sunlight. where foreign matter or mois- puter in a humid environment. any surface which will block
ture may affect the system. the vents.

Vinafix.com

3. Follow the proper working procedures for the computer. Shut the computer down properly and don’t forget to save
your work. Remember to periodically save your data as data may be lost if the battery is depleted.
Do not turn off the power Do not turn off any peripheral Do not disassemble the com- Perform routine maintenance
until you properly shut down devices when the computer is puter by yourself. on your computer.
all programs. on.

V
Preface

4. Avoid interference. Keep the computer away from high capacity transformers, electric motors, and other strong mag-
netic fields. These can hinder proper performance and damage your data.
5. Take care when using peripheral devices.

Use only approved brands of Unplug the power cord before


peripherals. attaching peripheral devices.

Power Safety
Preface

The computer has specific power requirements:



• Vinafix.com
Only use a power adapter approved for use with this computer.
Your AC adapter may be designed for international travel but it still requires a steady, uninterrupted power supply. If you are
unsure of your local power specifications, consult your service representative or local power company.
Power Safety • The power adapter may have either a 2-prong or a 3-prong grounded plug. The third prong is an important safety feature; do
Warning not defeat its purpose. If you do not have access to a compatible outlet, have a qualified electrician install one.
Before you undertake • When you want to unplug the power cord, be sure to disconnect it by the plug head, not by its wire.
any upgrade proce- • Make sure the socket and any extension cord(s) you use can support the total current load of all the connected devices.
dures, make sure that • Before cleaning the computer, make sure it is disconnected from any external power supplies.
you have turned off the
power, and discon-
nected all peripherals Do not plug in the power Do not use the power cord if Do not place heavy objects
and cables (including cord if you are wet. it is broken. on the power cord.
telephone lines and
power cord). It is advis-
able to also remove
your battery in order to
prevent accidentally
turning the machine
on.

VI
Preface

Battery Precautions
• Only use batteries designed for this computer. The wrong battery type may explode, leak or damage the computer.
• Do not continue to use a battery that has been dropped, or that appears damaged (e.g. bent or twisted) in any way. Even if the
computer continues to work with a damaged battery in place, it may cause circuit damage, which may possibly result in fire.
• Recharge the batteries using the notebook’s system. Incorrect recharging may make the battery explode.
• Do not try to repair a battery pack. Refer any battery pack repair or replacement to your service representative or qualified service
personnel.
• Keep children away from, and promptly dispose of a damaged battery. Always dispose of batteries carefully. Batteries may explode
or leak if exposed to fire, or improperly handled or discarded.
• Keep the battery away from metal appliances.
• Affix tape to the battery contacts before disposing of the battery.
• Do not touch the battery contacts with your hands or metal objects.

Battery Guidelines
The following can also apply to any backup batteries you may have.

Preface
• If you do not use the battery for an extended period, then remove the battery from the computer for storage.
• Before removing the battery for storage charge it to 60% - 70%.
Vinafix.com
• Check stored batteries at least every 3 months and charge them to 60% - 70%.


Battery Disposal
The product that you have purchased contains a rechargeable battery. The battery is recyclable. At the end of its useful life, under var-
ious state and local laws, it may be illegal to dispose of this battery into the municipal waste stream. Check with your local solid waste
officials for details in your area for recycling options or proper disposal.

Caution
Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the manufacturer.
Discard used battery according to the manufacturer’s instructions.

Battery Level
Click the battery icon in the taskbar to see the current battery level and charge status. A battery that drops below a level of 10%
will not allow the computer to boot up. Make sure that any battery that drops below 10% is recharged within one week.

VII
Preface

Related Documents
You may also need to consult the following manual for additional information:

User’s Manual on CD/DVD


This describes the notebook PC’s features and the procedures for operating the computer and its ROM-based setup pro-
gram. It also describes the installation and operation of the utility programs provided with the notebook PC.

System Startup
1. Remove all packing materials.
2. Place the computer on a stable surface.
3. Insert the battery and make sure it is locked in position.
4. Securely attach any peripherals you want to use with the
computer (e.g. keyboard and mouse) to their ports.
Preface

5. When first setting up the computer use the following pro-


cedure (as to safeguard the computer during shipping, the bat- Figure 1
130°

Vinafix.com
tery will be locked to not power the system until first connected Opening the Lid/LCD/
to the AC/DC adapter and initially set up as below): Computer with AC/DC
Adapter Plugged-In
• Attach the AC/DC adapter cord to the DC-In jack on the left of
the computer, then plug the AC power cord into an outlet, and
connect the AC power cord to the AC/DC adapter. The bat-
tery will now be unlocked.
6. Use one hand to raise the lid/LCD to a comfortable viewing 
angle (do not exceed 130 degrees); use the other hand (as Shut Down
illustrated in Figure 1) to support the base of the computer Note that you should always shut your computer down by
(Note: Never lift the computer by the lid/LCD). choosing the Shut down command in Windows (see be-
7. Press the power button to turn the computer “on”. low). This will help prevent hard disk or system problems.

1. Click the Start Menu icon .


2. Click the Power item .
3. Choose Shut Down from the menu.

VIII
Preface

Contents
Introduction ..............................................1-1 Main Board ................................................................................... A-5
LCD ............................................................................................... A-6
Overview .........................................................................................1-1
Specifications ..................................................................................1-2 Schematic Diagrams................................. B-1
External Locator - Top View with LCD Panel Open ......................1-4 System Block Diagram ...................................................................B-2
External Locator - Front & Right Side Views .................................1-5 Processor 1/7 ...................................................................................B-3
External Locator - Left Side & Rear View .....................................1-6 Processor 2/7 ...................................................................................B-4
External Locator - Bottom View .....................................................1-7 Processor 3/7 ...................................................................................B-5
Mainboard Overview - Top (Key Parts) .........................................1-8 Processor 4/7 ...................................................................................B-6
Mainboard Overview - Bottom (Key Parts) ....................................1-9 Processor 5/7 ...................................................................................B-7
Mainboard Overview - Top (Connectors) .....................................1-10 Processor 6/7 ...................................................................................B-8
Mainboard Overview - Bottom (Connectors) ...............................1-11 Processor 7/7 ...................................................................................B-9
Disassembly ...............................................2-1 DDR4 CHA SO-DIMM_0 ............................................................B-10

Preface
DDR4 CHB SO-DIMM_0 ............................................................B-11
Overview .........................................................................................2-1
Vinafix.com
Maintenance Tools ..........................................................................2-2
Connections .....................................................................................2-2
Panel, Inverter ...............................................................................B-12
Mini DP Port .................................................................................B-13
HDMI ............................................................................................B-14
Maintenance Precautions .................................................................2-3 VGA PCI Express .........................................................................B-15
Disassembly Steps ...........................................................................2-4 GPU Frame Buffer Partition A_B ...............................................B-16
Removing the Battery ......................................................................2-5 Frame Buffer Partition A ..............................................................B-17
Removing the Keyboard ..................................................................2-7 Frame Buffer Partition A ..............................................................B-18
Removing the System Memory (RAM) ..........................................2-8 Frame Buffer Partition B ..............................................................B-19
Removing the M.2 SSD Module .....................................................2-9 Frame Buffer Partition B ..............................................................B-20
Removing the Wireless LAN Module ...........................................2-11 GPU Frame Buffer Partition C_D ................................................B-21
Wireless LAN, Combo Module Cables .........................................2-12 Frame Buffer Partition C ..............................................................B-22
Removing the Hinge Cover ...........................................................2-13 Frame Buffer Partition C ..............................................................B-23
Removing the CCD .......................................................................2-14 Frame Buffer Partition D ..............................................................B-24
Part Lists ..................................................A-1 Frame Buffer Partition D ..............................................................B-25
Part List Illustration Location ........................................................ A-2 GPU PWR & GND .......................................................................B-26
Top ................................................................................................. A-3 GPU PWR & GND .......................................................................B-27
Bottom ............................................................................................ A-4 GPU Decoupling ...........................................................................B-28

IX
Preface

GPU IFPAB DPIIM ..................................................................... B-29 5V, 5VS, 3.3V, 3.3VS ..................................................................B-61
GPU IFPCD DPIIM ..................................................................... B-30 VDD3, VDD5 ...............................................................................B-62
GPU IFPE Mictor ......................................................................... B-31 3.3VA ............................................................................................B-63
GPU IFPF DP ............................................................................... B-32 1.05VA, VCCIO ...........................................................................B-64
Output Power Measurement ......................................................... B-33 DDR 1.2V, 0.6VS .........................................................................B-65
GPU GPIO, Fan, JTAG ................................................................ B-34 VCore, VCCGT, VCCSA .............................................................B-66
GPU ROM, Straps ........................................................................ B-35 VCore Output Stage ......................................................................B-67
GPU XTAL .................................................................................. B-36 VCCGT, VCCSA Output Stage ...................................................B-68
eDP 2-to-1 PS8461 SW ................................................................ B-37 1.8VA, 1.05V_XX/NV3V3 ..........................................................B-69
PCH 1/9 ........................................................................................ B-38 PEX_VDD, 1.2VS, 1V8_AON ....................................................B-70
PCH 2/9 ........................................................................................ B-39 NVVDD 1 .....................................................................................B-71
PCH 3/9 ........................................................................................ B-40 NVVDD 2 .....................................................................................B-72
PCH 4/9 ........................................................................................ B-41 FBVDD .........................................................................................B-73
PCH 5/9 ........................................................................................ B-42 FBVDD .........................................................................................B-74
Preface

PCH 6/9 ........................................................................................ B-43 AC_In, Charger .............................................................................B-75


PCH 7/9 ........................................................................................ B-44 Audio Board ..................................................................................B-76
Vinafix.com
PCH 8/9 ........................................................................................ B-45
PCH 9/9 ........................................................................................ B-46
LAN Board ...................................................................................B-77
LAN Board ...................................................................................B-78
Audio Codec ................................................................................. B-47 LED Board ....................................................................................B-79
Smart AMP ................................................................................... B-48 Power Board PC50 .......................................................................B-80
TBT TR ........................................................................................ B-49 Power Board PC70 .......................................................................B-81
TBT TR Power ............................................................................. B-50 LED Board PC70 ..........................................................................B-82
TPS65987D .................................................................................. B-51
EC ITE5570 .................................................................................. B-52
M.2 PCIE4X SSD1 ...................................................................... B-53
M.2 PCIE4X SSD2 ...................................................................... B-54
M.2 WLAN+BT ........................................................................... B-55
TPM, Screw .................................................................................. B-56
Per Key LED KB .......................................................................... B-57
Backlight KB ................................................................................ B-58
NB Connector ............................................................................... B-59
Card Connector ............................................................................ B-60

X
Introduction

Chapter 1: Introduction
Overview
This manual covers the information you need to service or upgrade the PC70DS / PC70DR / PC70DP series notebook
computer. Information about operating the computer (e.g. getting started, and the Setup utility) is in the User’s Manual.
Information about dri-vers (e.g. VGA & audio) is also found in the User’s Manual. The manual is shipped with the com-
puter.

Operating systems (e.g. Windows 10, etc.) have their own manuals as do application softwares (e.g. word processing and
database programs). If you have questions about those programs, you should consult those manuals.

1.Introduction
The PC70DS / PC70DR / PC70DP series notebook is designed to be upgradeable. See Disassembly on page 2 - 1 for a
detailed description of the upgrade procedures for each specific component. Please take note of the warning and safety
information indicated by the “” symbol.
Vinafix.com
The balance of this chapter reviews the computer’s technical specifications and features.

Overview 1 - 1
Introduction

Specifications Processor Options Video Adapter Options

i7-10870H (2.20GHz) Microsoft Hybrid Graphics Mode


16MB Smart Cache, 14nm, DDR4-2933MHz, TDP 45W Supports up to 4 Active Displays
i7-10750H (2.60GHz) Supports NVIDIA Surround View via HDMI x1, MiniDP x1
 12MB Smart Cache, 14nm, DDR4-2933MHz, TDP 45W and TBT x1
Latest Specification Information
Core Logic Intel Integrated GPU
The specifications listed here are correct at the
time of sending them to the press. Certain items Intel® HM470 Express Chipset Intel® UHD Graphics 630
(particularly processor types/speeds) may be HDR Support
changed, delayed or updated due to the manu- LCD Options Rec. 2020
facturer's release schedule. Check with your
service center for more details. LCD, 17.3" (43.94cm), 16:9, FHD (1920x1080)/UHD Microsoft DirectX®12 Compatible
(3840x2160)
NVIDIA® Discrete GPU
BIOS
1.Introduction

NVIDIA® GeForce GN20-E7 with Max-Q Design (PC70DS)


128Mb SPI Flash ROM 16GB GDDR6 Video RAM
 INSYDE BIOS Microsoft DirectX®12 Compatible
CPU Speed & Computer in DC Mode NVIDIA® GeForce GN20-E5 with Max-Q Design (PC70DR)

Vinafix.com
Memory
Note that when the computer is in DC mode 8GB GDDR6 Video RAM
(powered by the battery only) the CPU may not Dual Channel DDR4 Microsoft DirectX®12 Compatible
run at full speed. This is a design feature imple- Two 260 Pin SO-DIMM Sockets
mented in order to protect the battery. NVIDIA® GeForce GN20-E3 (PC70DP)
Supporting up to 3200MHz DDR4 Memory
6GB GDDR6 Video RAM
Memory Expandable from 8GB (minimum) up to 64GB
(maximum) Microsoft DirectX®12 Compatible
Compatible with 8GB, 16GB or 32GB Modules Pointing Device
(The real memory operating frequency depends on the FSB
of the processor.) Built-in Secure Pad (with Microsoft PTP Multi Gesture &
Scrolling Functionality)
Security
Keyboard
Security (Kensington® Type) Lock Slot
BIOS Password Full Size Multi Color LED Keyboard (with numeric keypad)
Intel PTT for Systems Without TPM Hardware Or
Area Fingerprint Sensor (Factory Option) Full Color “Per Key” LED Keyboard (with
(Factory Option) TPM 2.0 numeric keypad)
Fingerprint Sensor

1 - 2 Specifications
Introduction

Storage Interface Power

(Factory Option) One M.2 2280 SATA Solid State Drive One Thunderbolt 3 Port Embedded 3 Cell Polymer Battery Pack, 73WH
(SSD) Three USB 3.2 Gen 1 Type-A Ports (Including one AC/DC
Or Powered USB Port) Full Range AC/DC Adapter
(Factory Option) Two M.2 2280 PCIe Gen3 x4 SSDs sup- One Mini DisplayPort 1.4 AC Input: 100 - 240V, 50 - 60Hz
porting RAID level 0/1 One HDMI-Out Port DC Output: 19.5V, 9.23A (180W)
One 2-In-1 Audio Jack (Microphone / S/PDIF Optical)
Audio Dimensions & Weight
One 2-In-1 Audio Jack (Headphones / Microphone)
High Definition Audio Compliant Interface One RJ-45 LAN Jack 395.9mm (w) * 264.95mm (d) * 19.9mm (h)
S/PDIF Digital Output One DC-In Jack 2.3kg (Barebone with 73WH Battery)
Built-In Array Microphone
Two Speakers
Features
Sound Blaster Atlas Intel® Optane™ Technology

1.Introduction
Virtual Reality Ready
Communication
Windows® Mixed Reality Compatible
1.0M HD PC Camera Module Pantone Certificate*
Built-In 10/100/1000Mb Base-TX Ethernet LAN NVIDIA G-SYNC Technology at Dynamic Display Switch
WLAN/ Bluetooth M.2 Modules:
(Factory Option) Intel® Dual Band Wireless-AC 9462 Wire-
mode*
Vinafix.com
*These features apply to some individual model designs
less LAN (802.11ac) + Bluetooth
within this series (check with your distributor/supplier for
(Factory Option) Intel® Dual Band Wi-Fi 6 AX200 Wireless
details).
LAN (802.11ax) + Bluetooth
Windows® Mixed Reality Compatible
(Factory Option) Intel® Dual Band Wi-Fi 6 AX201 Wireless
LAN (802.11ax) + Bluetooth Environmental Spec
(Factory Option) Killer™ Dual Band
Wi-Fi 6 AX1650i Wireless LAN (802.11ax) + Bluetooth Temperature
Operating: 5°C - 35°C
Card Reader
Non-Operating: -20°C - 60°C
MicroSD Card Reader (up to UHS-II) Relative Humidity
Operating: 20% - 80%
M.2 Slots Non-Operating: 10% - 90%
Slot 1 for Combo WLAN and Bluetooth Module
Slot 2 for SATA or PCIe Gen3 x4 SSD
Slot 3 for PCIe Gen3 x4 SSD

Specifications 1 - 3
Introduction

Figure 1
External Locator - Top View with LCD Panel Open
Top View

1. PC Camera
2. *Camera LED 3 2 1 3
*When the PC
camera is in use,
the LED will be
illuminated.
3. Built-In Array
Microphone 4
4. Display
1.Introduction

5. Vent
6. Power Button
7. Keyboard
8. Fingerprint Sensor
9. Touchpad &
Buttons
Vinafix.com5
6

1 - 4 External Locator - Top View with LCD Panel Open


Introduction

External Locator - Front & Right Side Views Figure 2


Front View
1. LED Indicators

FRONT VIEW

1.Introduction
Figure 3

Vinafix.com Right Side View


1. USB 3.2 Gen 1
Type-A Port
2. RJ-45 LAN Jack
RIGHT SIDE VIEW 3. Vent

1 1 2 3

External Locator - Front & Right Side Views 1 - 5


Introduction

External Locator - Left Side & Rear View


Figure 4
Left Side View
1. Security Lock Slot
2. Vent /
3. MicroSD Card LEFT SIDE VIEW
Reader
4. *Powered USB
3.2 Gen 1 Type-A
Port 1 2 3 4 5 6
5. 2-In-1 Audio Jack
(Headphone and
Microphone)
1.Introduction

6. 2-In-1 Audio Jack


(Microphone and
S/PDIF Optical)

Vinafix.com
Figure 5
Rear View
REAR VIEW
1. Vent
2. Mini DisplayPort
1.4
3. HDMI-Out Port
1 1
4. DC-In Jack 2 3 4 5
5. Thunderbolt 3 Port

1 - 6 External Locator - Left Side & Rear View


Introduction

External Locator - Bottom View


Figure 6
Bottom View
1. Vent
2. Speakers

1.Introduction
1

Vinafix.com
1


Overheating
2 2
To prevent your com-
puter from overhea-
ting, make sure no-
thing blocks any vent
while the computer is
in use.

External Locator - Bottom View 1 - 7


Introduction

Figure 7 Mainboard Overview - Top (Key Parts)


Mainboard Top
Key Parts
1.Introduction

Vinafix.com

1 - 8 Mainboard Overview - Top (Key Parts)


Introduction

Mainboard Overview - Bottom (Key Parts) Figure 8


Mainboard Bottom
Key Parts

1. GPU
2. CPU
3. PCH
4. Memory Slots
DDR4 SO-DIMM
5. KBC-ITE IT5570
6. Mini-Card
Connector (WLAN
Module)

1.Introduction
1 7. Mini-Card
Connector (M.2
PCIE/Optane SSD

Vinafix.com
2
8.
Module)
Mini-Card
Connector (M.2
PCIE/SATA SSD
Module)

4
5
3

6 7 8

Mainboard Overview - Bottom (Key Parts) 1 - 9


Introduction

Figure 9 Mainboard Overview - Top (Connectors)


Mainboard Top
Connectors

1. Audio Board
Connector
2. LED Board
Connector
3. Keyboard Cable
Connector 11
4. Keyboard LED 10
Connector
5. LAN Board
1.Introduction

Connector

Vinafix.com

5
3 4

1 - 10 Mainboard Overview - Top (Connectors)


Introduction

Mainboard Overview - Bottom (Connectors) Figure 10


Mainboard Bottom
Connectors

1. Mini DisplayPort
1.4
2. HDMI-Out Port
1 2 3 4 3. DC-In Jack
4. Thunderbolt 3 Port
5. Battery Cable
Connector
6. RTC Battery
Connector

1.Introduction
12 7. Fan Connector
9 10

Vinafix.com 11

7
7

5
6

Mainboard Overview - Bottom (Connectors) 1 - 11


Introduction
1.Introduction

Vinafix.com

1 - 12
Disassembly

Chapter 2: Disassembly


Disassembly

Note that for the disassembly of any key parts, the bottom case must be properly
closed before opening the upper part of the LCD to avoid any damage caused by
the nature of the structure.

2.Disassembly
Overview
This chapter provides step-by-step instructions for disassembling the PC70DS / PC70DR / PC70DP series notebook’s
Vinafix.com
parts and subsystems. When it comes to reassembly, reverse the procedures (unless otherwise indicated).
We suggest you completely review any procedure before you take the computer apart.
Procedures such as upgrading/replacing the RAM, optical device and hard disk are included in the User’s Manual but are 
repeated here for your convenience. Information

To make the disassembly process easier each section may have a box in the page margin. Information contained under
the figure # will give a synopsis of the sequence of procedures involved in the disassembly procedure. A box with a 
lists the relevant parts you will have after the disassembly process is complete. Note: The parts listed will be for the dis-
assembly procedure listed ONLY, and not any previous disassembly step(s) required. Refer to the part list for the previ-
ous disassembly procedure. The amount of screws you should be left with will be listed here also.
A box with a  will also provide any possible helpful information. A box with a  contains warnings.

An example of these types of boxes are shown in the sidebar.
Warning

Overview 2 - 1
Disassembly

NOTE: All disassembly procedures assume that the system is turned OFF, and disconnected from any power supply (the
battery is removed too).

Maintenance Tools
The following tools are recommended when working on the notebook PC:

• M3 Philips-head screwdriver
• M2.5 Philips-head screwdriver (magnetized)
• M2 Philips-head screwdriver
• Small flat-head screwdriver
• Pair of needle-nose pliers
• Anti-static wrist-strap
2.Disassembly

Connections
Connections within the computer are one of four types:

Vinafix.com
Locking collar sockets for ribbon connectors
To release these connectors, use a small flat-head screwdriver to gently
pry the locking collar away from its base. When replacing the connec-
tion, make sure the connector is oriented in the same way. The pin1 side
is usually not indicated.
Pressure sockets for multi-wire connectors To release this connector type, grasp it at its head and gently rock it from
side to side as you pull it out. Do not pull on the wires themselves. When
replacing the connection, do not try to force it. The socket only fits one
way.
Pressure sockets for ribbon connectors To release these connectors, use a small pair of needle-nose pliers to
gently lift the connector away from its socket. When replacing the con-
nection, make sure the connector is oriented in the same way. The pin1
side is usually not indicated.
Board-to-board or multi-pin sockets To separate the boards, gently rock them from side to side as you pull
them apart. If the connection is very tight, use a small flat-head screw-
driver - use just enough force to start.

2 - 2 Overview
Disassembly

Maintenance Precautions
The following precautions are a reminder. To avoid personal injury or damage to the computer while performing a re- 
moval and/or replacement job, take the following precautions: Power Safety
1. Don't drop it. Perform your repairs and/or upgrades on a stable surface. If the computer falls, the case and other components Warning
could be damaged.
2. Don't overheat it. Note the proximity of any heating elements. Keep the computer out of direct sunlight. Before you undertake
any upgrade proce-
3. Avoid interference. Note the proximity of any high capacity transformers, electric motors, and other strong magnetic fields.
dures, make sure that
These can hinder proper performance and damage components and/or data. You should also monitor the position of magnet-
you have turned off the
ized tools (i.e. screwdrivers). power, and discon-
4. Keep it dry. This is an electrical appliance. If water or any other liquid gets into it, the computer could be badly damaged. nected all peripherals
5. Be careful with power. Avoid accidental shocks, discharges or explosions. and cables (including
•Before removing or servicing any part from the computer, turn the computer off and detach any power supplies. telephone lines and
•When you want to unplug the power cord or any cable/wire, be sure to disconnect it by the plug head. Do not pull on the wire. power cord). It is advis-
6. Peripherals – Turn off and detach any peripherals. able to also remove

2.Disassembly
7. Beware of static discharge. ICs, such as the CPU and main support chips, are vulnerable to static electricity. Before han- your battery in order to
dling any part in the computer, discharge any static electricity inside the computer. When handling a printed circuit board, do prevent accidentally
not use gloves or other materials which allow static electricity buildup. We suggest that you use an anti-static wrist strap turning the machine
on.

Vinafix.com
instead.
8. Beware of corrosion. As you perform your job, avoid touching any connector leads. Even the cleanest hands produce oils
which can attract corrosive elements.
9. Keep your work environment clean. Tobacco smoke, dust or other air-born particulate matter is often attracted to charged
surfaces, reducing performance.
10. Keep track of the components. When removing or replacing any part, be careful not to leave small parts, such as screws,
loose inside the computer.

Cleaning
Do not apply cleaner directly to the computer, use a soft clean cloth.
Do not use volatile (petroleum distillates) or abrasive cleaners on any part of the computer.
(For Computer Models Supplied with Light Blue Cleaning Cloth) Some computer models in this series come sup-
plied with a light blue cleaning cloth. To clean the computer case with this cloth follow the instructions below.
• Power off the computer and peripherals.
• Disconnect the AC/DC adapter from the computer.
• Use a little water to dampen the cloth slightly.
• Clean the computer case with the cloth.
• Dry the computer with a dry cloth, or allow it time to dry before turning on.
• Reconnect the AC/DC adapter and turn the computer on.

Overview 2 - 3
Disassembly

Disassembly Steps
The following table lists the disassembly steps, and on which page to find the related information. PLEASE PERFORM
THE DISASSEMBLY STEPS IN THE ORDER INDICATED.

To remove the Battery: To remove the CCD Module:


1. Remove the battery page 2 - 5 1. Remove the battery page 2 - 5
2. Remove the CCD module page 2 - 14
To remove the Keyboard:
1. Remove the battery page 2 - 5
2. Remove the keyboard page 2 - 7
To remove the System Memory:
2.Disassembly

1. Remove the battery page 2 - 5


2. Remove the keyboard page 2 - 7
3. Remove the system memory page 2 - 8
Vinafix.com
To remove and install the M.2 SSD:
1. Remove the battery page 2 - 5
2. Remove the keyboard page 2 - 7
3. Remove the M.2 SSD page 2 - 9
To remove the Wireless LAN Module:
1. Remove the battery page 2 - 5
2. Remove the keyboard page 2 - 7
3. Remove the WLAN page 2 - 11
To remove the Hinge Cover:
1. Remove the battery page 2 - 5
2. Remove the hinge cover page 2 - 13

2 - 4 Disassembly Steps
Disassembly

Removing the Battery Figure 1


1. Turn off the computer, turn it over. Battery Removal
2. Remove screws 1 - 13 (Figure 1a).
a. Remove the screws.
3. Carefully lift the bottom case 14 up in the direction of the arrow at point 15 - 17 (Figure 1b). Note: Do not b. Lift the bottom case.
press any of the hinge covers when or after removing the bottom case 14 . c. Locate the battery.
4. The battery will be visible at point 18 on the computer (Figure 1c).

a. c.

2 3
1 4 14
12

2.Disassembly
13
9 5 18

Vinafix.com
10 11

8 6
7

b.

14 17

14. Bottom Case
15

16 • 13 Screws
15

Removing the Battery 2 - 5


Disassembly

5. Carefully disconnect the cable 19 , then remove screws 20 - 21 (Figure 2d). Note: make sure that SSD-2 (page
Figure 2
2 - 10) is not installed before removing screw 21 .
Battery Removal
6. Lift the battery 22 off the computer (Figure 2e).
d. Disconnect the cable and
7. Reverse the process to install a new battery (do not forget to replace all the screws and bottom cover).
remove the screws.
e. Lift the battery off the
computer.
d.
19
20

21
2.Disassembly

e.
Vinafix.com
22

 22
22. Battery

• 2 Screws

2 - 6 Removing the Battery


Disassembly

Removing the Keyboard Figure 3


Keyboard Removal
Keyboard Removal Procedure
1. Turn off the computer, turn it over. a. Remove the screws from
the bottom of the compu-
2. Remove screws 1 - 2 from the bottom of the computer. ter and then eject the
3. Open it up with the LCD on a flat surface before pressing at point 3 to release the keyboard module (use the spe- keyboard using a special
cial eject stick 4 to do this) while releasing the keyboard in the direction of the arrow 5 as shown (Figure 3a). eject stick to push the
4. Carefully lift the keyboard 6 up, being careful not to bend the keyboard ribbon cable 7 . Disconnect the key- keyboard out while re-
board ribbon cable 7 from the locking collar socket by using a flat-head screwdriver to pry the locking collar pins leasing the keyboard as
shown.
8 away from the base (Figure 3b).
b. Lift the keyboard up and
5. Carefully lift the keyboard 6 off the computer (Figure 3c). disconnect the keyboard
ribbon cable from the
a. locking collar socket.
b.

2.Disassembly
c. Remove the keyboard.
1 7 6
2
7 7

Vinafix.com
8
8 8 
Re-inserting the Key-
board

When re-inserting the


keyboard firstly, align the
keyboard tabs at the bot-
c. tom of the keyboard with
the slots in the case.


5
4. Eject Stick
3
6. Keyboard
4
6
• 2 Screws

Removing the Keyboard 2 - 7


Disassembly

Figure 4 Removing the System Memory (RAM)


RAM Module
The computer has four memory sockets for 260 pin Small Outline Dual In-line Memory Modules (SO-DIMM) support-
Removal
ing DDR4 Up to 3200 MHz. The main memory can be expanded up to 64GB. The total memory size is automatically
a. The RAM modules detected by the POST routine once you turn on your computer.
will be visible at point Memory Upgrade Process
1 on the main-
board. 1. Turn off the computer, remove the battery (page 2 - 5), and keyboard (page 2 - 7).
b. Pull the release lat- 2. The RAM-2 modules will be visible at point 1 on the mainboard (Figure 4a).
ches. 3. Gently pull the two release latches ( 2 & 3 ) on the sides of the memory socket in the direction indicated by the
c. Remove the module. arrows (Figure 4b). The RAM module 4 will pop-up (Figure 4c), and you can then remove it.
4. Pull the latches to release the second module if necessary.
5. Insert a new module holding it at about a 30° angle and fit the connectors firmly into the memory slot.
2.Disassembly

 6. The module will only fit one way as defined by its pin alignment. Make sure the module is seated as far into the slot
Contact Warning
as it will go. DO NOT FORCE IT; it should fit without much pressure.
7. Press the module in and down towards the mainboard until the slot levers click into place to secure the module.
Be careful not to touch 8. Replace the bottom cover and the screws (see page 2 - 5).
the metal pins on the
module’s connecting
edge. Even the clean-
Vinafix.com
9. Restart the computer to allow the BIOS to register the new memory configuration as it starts up.

est hands have oils a. b. c.


which can attract parti-
cles, and degrade the
module’s performance.

2 3 4
1

 2 3
4. RAM Module

2 - 8 Removing the System Memory (RAM)


Disassembly

Removing the M.2 SSD Module Figure 5


M.2 SSD-1 Module
M.2 SSD-1 Removal Procedure Removal
1. Turn off the computer, remove the battery (page 2 - 5), and keyboard (page 2 - 7).
2. The M.2 SSD module will be visible at point 1 on the mainboard (Figure 5a). a. Locate the M.2 SSD.
3. Remove the screw 2 (Figure 5b). b. Remove the screw.
4. The M.2 SSD module 3 (Figure 5c) will pop-up, and you can remove it from the computer. c. The M.2 SSD module
5. Reverse the process to install a new module (do not forget to replace the screws and thermal pad). will pop up.

a. c.

2.Disassembly
SATA/PCIE SSD

1
Vinafix.com

b.
3


3.M2 SSD Module

• 1 Screw
2

Removing the M.2 SSD Module 2 - 9


Disassembly

Figure 6 M.2 SSD-2 Removal Procedure


M.2 SSD-2 Module 1. Turn off the computer, remove the battery (page 2 - 5), and keyboard (page 2 - 7).
Removal 2. The M.2 SSD module will be visible at point 1 on the mainboard (Figure 6a).
3. Remove the screw 2 (Figure 6b).
a. Locate the M.2 SSD. 4. The M.2 SSD module 3 (Figure 6c) will pop-up, and you can remove it from the computer.
b. Remove the screw. 5. Reverse the process to install a new module (do not forget to replace the screws and thermal pad).
c. The M.2 SSD module
will pop up.
a. c.

3
PCIE SSD
2.Disassembly

Vinafix.com
b.


3.M2 SSD Module

• 1 Screw
2

2 - 10 Removing the M.2 SSD Module


Disassembly

Removing the Wireless LAN Module Figure 7


Wireless LAN
1. Turn off the computer, remove the battery (page 2 - 5), and keyboard (page 2 - 7).
Module Removal
2. The Wireless LAN module will be visible at point 1 on the mainboard (Figure 7a).
3. Carefully disconnect the cables 2 & 3 , and then remove the screw 4 (Figure 7b)
a. Locate the WLAN.
4. The Wireless LAN module 5 (Figure 7c) will pop-up, and you can remove it from the computer. b. Disconnect the cables
and remove the screw.
a. c. c. The WLAN module will
pop up.

Note: Make sure you


5
reconnect the antenna
1 cable to the “1 + 2”

2.Disassembly
socket (Figure 7b).

Vinafix.com
b.
2
3
4

5.Wireless LAN Module
5
• 1 Screw

Removing the Wireless LAN Module 2 - 11


Disassembly

Wireless LAN, Combo Module Cables


Note that the cables for connecting to the antennae on WLAN, WLAN & Bluetooth Combo modules are not labelled.
The cables/covers (each cable will have either a black or transparent cable cover) are color coded for identification as
outlined in the table below.

Antenna Cable Cover


Module Type Cable Color
Type Type

WLAN/WLAN & Bluetooth WM 1 Black Transparent


Combo WM 2 Black White
2.Disassembly

Cable 1 is usually connected to antenna 1 on the module, and cable 2 to antenna 2.

Vinafix.com

2 - 12 Wireless LAN, Combo Module Cables


Disassembly

Removing the Hinge Cover Figure 8


Hinge Cover
1. Turn off the computer, remove the battery (page 2 - 5).
Removal
2. The hinge cover will be visible at point 1 .
3. Remove the screw 2 (Figure 8a).
a. Remove the screw.
4. Slide the hinge cover 3 out to a short distance 4 (Figure 8b). b. Slide the hinge cover
5. Carefully lift the hinge cover upward 5 by 10-20 degrees as shown (Figure 8c) to remove it from the computer. out.
c. Carefully lift the hinge
cover upward as shown.
a.
Vinafix.com
2 2

2.Disassembly
1 1

b. 4 4
3
Vinafix.com 3

c. 5 5


3 3 3.Hinge Cover

• 1 Screw

Removing the Hinge Cover 2 - 13


Disassembly

Figure 9 Removing the CCD


CCD Removal
1. Turn off the computer, turn it over to remove the battery (page 2 - 5).
2. Lay the computer down on a flat surface with the top case up forming a 130 degree angle.
a. Carefully release the in-
ner frame of the LCD
3. Carefully run your fingers around the inner frame of the LCD mylar to lift at points 1 - 4 as indicated by the
mylar at the points indi- arrows (Figure 9a).
cated by the arrows. 4. Remove the LCD front cover 5 (Figure 9b).
b. Remove the LCD front
cover. a.
1
2.Disassembly

2 3

Vinafix.com
4

b.


5. LCD Mylar Cover

2 - 14 Removing the CCD


Disassembly

5. Disconnect the cable 6 from the locking collar socket by using a flat-head screwdriver to pry the locking collar Figure 10
pins 7 away from the base (Figure 10c). CCD Removal
6. Remove the CCD module 8 (Figure 10d). (cont’d)
7. Reverse the process to install a new CCD module.
c. Disconnect the cable
c. from the locking collar
6 socket.
d. Remove the CCD mod-
7 ule.

2.Disassembly
d.
8
Vinafix.com


8. CCD Module

Removing the CCD 2 - 15


Disassembly
2.Disassembly

Vinafix.com

2 - 16
Appendix A: Part Lists
This appendix breaks down the PC70DS / PC70DR / PC70DP series notebook’s construction into a series of illustra-
tions. The component part numbers are indicated in the tables opposite the drawings.

Note: This section indicates the manufacturer’s part numbers. Your organization may use a different system, so be sure
to cross-check any relevant documentation.

Note: Some assemblies may have parts in common (especially screws). However, the part lists DO NOT indicate the
total number of duplicated parts used.

Note: Be sure to check any update notices. The parts shown in these illustrations are appropriate for the system at the

A.Part Lists
time of publication. Over the product life, some parts may be improved or re-configured, resulting in new part numbers.

Vinafix.com

A - 1
Part List Illustration Location
The following table indicates where to find the appropriate part list illustration.
Table A - 1
Part List Illustration
Part
Location
Top page A - 3
Bottom page A - 4
Main Board page A - 5
LCD page A - 6
A.Part Lists

Vinafix.com

A - 2
Top

Figure A - 1

A.Part Lists
Top

Vinafix.com

Top A - 3
Bottom

Figure A - 2
Bottom
A.Part Lists

Vinafix.com

A - 4 Bottom
Main Board

Figure A - 3
Main Board

A.Part Lists
Vinafix.com

Main Board A - 5
LCD Vinafix.com

Figure A - 4
LCD
A.Part Lists

Vinafix.com

A - 6 LCD
Schematic Diagrams

Appendix B: Schematic Diagrams


This appendix has circuit diagrams of the PC70DS / PC70DR / PC70DP notebook’s PCB’s. The following table indi-
cates where to find the appropriate schematic diagram.

Diagram - Page Diagram - Page Diagram - Page Diagram - Page


System Block Diagram - Page B - 2 GPU PWR & GND - Page B - 26 TBT TR Power - Page B - 50 FBVDD - Page B - 74 Table B - 1
Processor 1/7 - Page B - 3 GPU PWR & GND - Page B - 27 TPS65987D - Page B - 51 AC_In, Charger - Page B - 75 SCHEMATIC
Processor 2/7 - Page B - 4 GPU Decoupling - Page B - 28 EC ITE5570 - Page B - 52 Audio Board - Page B - 76 DIAGRAMS
Processor 3/7 - Page B - 5 GPU IFPAB DPIIM - Page B - 29 M.2 PCIE4X SSD1 - Page B - 53 LAN Board - Page B - 77

B.Schematic Diagrams
Processor 4/7 - Page B - 6 GPU IFPCD DPIIM - Page B - 30 M.2 PCIE4X SSD2 - Page B - 54 LAN Board - Page B - 78

Processor 5/7 - Page B - 7 GPU IFPE Mictor - Page B - 31 M.2 WLAN+BT - Page B - 55 LED Board - Page B - 79

Processor 6/7 - Page B - 8 GPU IFPF DP - Page B - 32 TPM, Screw - Page B - 56 Power Board PC50 - Page B - 80

Processor 7/7 - Page B - 9 Output Power Measurement - Page B - 33 Per Key LED KB - Page B - 57 Power Board PC70 - Page B - 81

DDR4 CHA SO-DIMM_0 - Page B - 10 GPU GPIO, Fan, JTAG - Page B - 34 Backlight KB - Page B - 58 LED Board PC70 - Page B - 82 
DDR4 CHB SO-DIMM_0 - Page B - 11

Panel, Inverter - Page B - 12


GPU ROM, Straps - Page B - 35

GPU XTAL - Page B - 36


Vinafix.com
NB Connector - Page B - 59

Card Connector - Page B - 60


Version Note

Mini DP Port - Page B - 13 eDP 2-to-1 PS8461 SW - Page B - 37 5V, 5VS, 3.3V, 3.3VS - Page B - 61
The schematic dia-
grams in this chapter
HDMI - Page B - 14 PCH 1/9 - Page B - 38 VDD3, VDD5 - Page B - 62
are based upon version
VGA PCI Express - Page B - 15 PCH 2/9 - Page B - 39 3.3VA - Page B - 63 6-7P-PC5D7-002. If
GPU Frame Buffer Partition A_B - Page B - 16 PCH 3/9 - Page B - 40 1.05VA, VCCIO - Page B - 64 your mainboard (or oth-
er boards) are a later
Frame Buffer Partition A - Page B - 17 PCH 4/9 - Page B - 41 DDR 1.2V, 0.6VS - Page B - 65
version, please check
Frame Buffer Partition A - Page B - 18 PCH 5/9 - Page B - 42 VCore, VCCGT, VCCSA - Page B - 66 with the Service Center
Frame Buffer Partition B - Page B - 19 PCH 6/9 - Page B - 43 VCore Output Stage - Page B - 67 for updated diagrams (if
Frame Buffer Partition B - Page B - 20 PCH 7/9 - Page B - 44 VCCGT, VCCSA Output Stage - Page B - 68 required).
GPU Frame Buffer Partition C_D - Page B - 21 PCH 8/9 - Page B - 45 1.8VA, 1.05V_XX/NV3V3 - Page B - 69

Frame Buffer Partition C - Page B - 22 PCH 9/9 - Page B - 46 PEX_VDD, 1.2VS, 1V8_AON - Page B - 70

Frame Buffer Partition C - Page B - 23 Audio Codec - Page B - 47 NVVDD 1 - Page B - 71

Frame Buffer Partition D - Page B - 24 Smart AMP - Page B - 48 NVVDD 2 - Page B - 72

Frame Buffer Partition D - Page B - 25 TBT TR - Page B - 49 FBVDD - Page B - 73

B - 1
Schematic Diagrams

System Block Diagram


5 4 3 2 1

1.25V(VDDQ),0.6VS
Ἕ䇰
6-7P-PC5D7-002
PC50/PC70 (DS/DR/DP) Comet Lake System Block Diagram VPP 2.5V SHEET 64
H=1.3mm L=298.1 W=169.8mm

M/B BOARD VDD3,VDD5


SHEET 61
PCIE*16 DDR4/1.2V/2400MHz
6-71-PC5D0-D02 SHEET 2~74 27 MHz <=4.5" 5V,3.3V,5VS,3VS,
<=4.5" SHEET 60
LED BOARD Comet Lake-H
GN20-E7 MAX-Q(DS) DDR4 3.3VA
D
6-71-PC5D4-D01 SHEET 78
GN20-E5 MAX-Q(DR)
Processor SO-DIMM*2 SHEET 62 D

LAN BOARD GN20-E3 MAX-Q(DP) BGA1440 SYSTEM SMBUS SHEET 9,10 1.05VA,VCCIO
SHEET 63
6-71-PC5DZ-D01 SHEET 76~77 SHEET 14~35 42x28x1.395mm
AUDIO BOARD <=6" FCBGA AC_IN,CHARGER
SHEET 74
Mini DP HDMI2.0 SHEET 2~8
6-71-PC5D8-D01 SHEET 75 1 Port IFPD
SHEET 12 SHEET 13 1.8VA/1.05V_XX/NV3V3
IFPE IFPC eDP DMI*4 SHEET 68
B.Schematic Diagrams

POWER BOARD
<=7" AUDIO board 1.2VS,1V8_AON
6-71-PC5DC-D01 SHEET 79
<=6"
IFPD
USB3.1 P1 GEN1 USB3.1 PEX_VDD SHEET 69

LED BOARD(PC70) PS8461 10 Gbps TYPE A NVVDD


(USB1) SHEET 70~71
USB2.0 P1
6-71-PC7D4-D01 SHEET 81
DDS eDP
Comet Lake SHEET 75
FBVDDQ
POWER BOARD(PC70) SHEET 36 PCH-H Realtek SHEET 72~73

Sheet 1 of 81
32.768KHz
Micro SD Card
SHEET 80
(PCIE15) RTS5250 VCC_CORE & VCCGT&VCCSA
C 6-71-PC7DC-D01 SOCKET(4.0) SHEET 65~66 C
HM470 CARD READER
System Block
<8" 100 MHz SHEET 75
SHEET 75
PANEL 24MHz
VCCSA&VCCGT SHEET 67

JACK
SPIDF
MIC+
Diagram
SHEET 11

AUDIO JACK
EC ROM

Vinafix.com
SPI 23x23mm FCBGA
SHEET 51 TPM2.0 SPI

JACK
HP COMBO
SHEET 45
(Option)
TOUCH PAD SHEET 54
SHEET 58 EC
ITE 5570E 33 MHz LPC Front L
(512KB ROM)
BIOS
SPI
SHEET 51 Azalia Codec SMART AMP
SHEET 37 AZALIA TAS5825MR
EC SMBUS LINK REALTEK 47
INT. K/B ALC1220
SHEET 51 24 MHz SHEET 46
B B
Front R
THERMAL SMART SMART
K/B Backlight SENSOR FANx2 BATTERY Realtek
57 RT1
AC-IN RJ-45 LAN board
(PCIE14) RTL8111H
SHEET 2 SHEET 58 SHEET 74 <8"100 MHz LAN SHEET 76
SHEET 76
Finger Printer 480 Mbps
(USB10) SHEET 58 USB3.1 P3 GEN1 USB REDRIVER USB3.1
PER-KEY ASM1464 TYPE A
IT8295 CCD SHEET 77 (USB3)
SHEET 56 480 Mbps USB2.0 P3 SHEET 77
(USB8)
SHEET 58
USB REDRIVER
USB3.1 P4 GEN1 ASM1464 USB3.1
NGFF PCIE
SOCKET (PCIE9~12) <8" SHEET 77 TYPE A
SSD PCIE4X (USB4)
SATA 100 MHz USB2.0 P4
M KEY SHEET 77
SHEET 52

NGFF PCIE
A SOCKET (PCIE21~24) <8" A
SSD PCIE4X
SATA 100 MHz SHEET 37~45 USB3.1
M KEY
SHEET 53 TYPE C
TBT
(PCIE17~20) <8" (USB2)
NGFF PCIE
SOCKET
(PCIE16) <8" (USB14)
100 MHz
SHEET 50 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
WLAN+BT 100 MHz (PCIE17~20) Title

CNVI
SHEET 48~50 [01] BLOCK DIAGRAM
25 MHz
A KEY Size Document Number Rev
USB2.0 P14 IFPA Custom PC50 6-71-PC5D0-D02 D02
SHEET 54
Date: Monday, January 04, 2021 Sheet 1 of 81
5 4 3 2 1

B - 2 System Block Diagram


Schematic Diagrams

Processor 1/7
5 4 3 2 1

U44C
E25 B25 PEG_TX_0 C1150 0.22u_10V_X5R_04
14 CPU_PEG_RX0 PEG_RXP_0 PEG_TXP_0 GPU_PEG_TX0 14
D25 A25 PEG_TX#_0 C1147 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#0 PEG_RXN_0 PEG_TXN_0 GPU_PEG_TX#0 14
D CML-CPU D
E24 B24 PEG_TX_1 C1129 0.22u_10V_X5R_04
14 CPU_PEG_RX1 PEG_RXP_1 PEG_TXP_1 GPU_PEG_TX1 14
F24 C24 PEG_TX#_1 C1128 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#1 PEG_RXN_1 PEG_TXN_1 GPU_PEG_TX#1 14
CML-CPU
E23 B23 PEG_TX_2 C1133 0.22u_10V_X5R_04
14 CPU_PEG_RX2 PEG_RXP_2 PEG_TXP_2 GPU_PEG_TX2 14
D23 A23 PEG_TX#_2 C1132 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#2 PEG_RXN_2 PEG_TXN_2 GPU_PEG_TX#2 14
CML-CPU
E22 B22 PEG_TX_3 C1134 0.22u_10V_X5R_04
14 CPU_PEG_RX3 PEG_RXP_3 PEG_TXP_3 GPU_PEG_TX3 14
F22 C22 PEG_TX#_3 C1136 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#3 PEG_RXN_3 PEG_TXN_3 GPU_PEG_TX#3 14
CML-CPU
E21 B21 PEG_TX_4 C1146 0.22u_10V_X5R_04
14 CPU_PEG_RX4 PEG_RXP_4 PEG_TXP_4 GPU_PEG_TX4 14
D21 A21 PEG_TX#_4 C1137 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#4 PEG_RXN_4 PEG_TXN_4 GPU_PEG_TX#4 14
CML-CPU
E20 B20 PEG_TX_5 C1159 0.22u_10V_X5R_04
14 CPU_PEG_RX5 PEG_RXP_5 PEG_TXP_5 GPU_PEG_TX5 14
F20 C20 PEG_TX#_5 C1155 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#5 PEG_RXN_5 PEG_TXN_5 GPU_PEG_TX#5 14
CML-CPU
E19 B19 PEG_TX_6 C1168 0.22u_10V_X5R_04
14 CPU_PEG_RX6 PEG_RXP_6 PEG_TXP_6 GPU_PEG_TX6 14
D19 A19 PEG_TX#_6 C1160 0.22u_10V_X5R_04 CML-CPU

B.Schematic Diagrams
14 CPU_PEG_RX#6 PEG_RXN_6 PEG_TXN_6 GPU_PEG_TX#6 14
CML-CPU
E18 B18 PEG_TX_7 C1166 0.22u_10V_X5R_04
14 CPU_PEG_RX7 PEG_RXP_7 PEG_TXP_7 GPU_PEG_TX7 14
F18 C18 PEG_TX#_7 C1167 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#7 PEG_RXN_7 PEG_TXN_7 GPU_PEG_TX#7 14
CML-CPU
D17 A17 PEG_TX_8 C1169 0.22u_10V_X5R_04
14 CPU_PEG_RX8 PEG_RXP_8 PEG_TXP_8 GPU_PEG_TX8 14
E17 B17 PEG_TX#_8 C1172 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#8 PEG_RXN_8 PEG_TXN_8 GPU_PEG_TX#8 14
CML-CPU
F16 C16 PEG_TX_9 C1174 0.22u_10V_X5R_04
14 CPU_PEG_RX9 PEG_RXP_9 PEG_TXP_9 GPU_PEG_TX9 14
E16 B16 PEG_TX#_9 C1173 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#9 PEG_RXN_9 PEG_TXN_9 GPU_PEG_TX#9 14
CML-CPU
D15 A15 PEG_TX_10 C1175 0.22u_10V_X5R_04
14 CPU_PEG_RX10 PEG_RXP_10 PEG_TXP_10 GPU_PEG_TX10 14
C E15 B15 PEG_TX#_10 C1176 0.22u_10V_X5R_04 CML-CPU C
14 CPU_PEG_RX#10 PEG_RXN_10 PEG_TXN_10 GPU_PEG_TX#10 14
CML-CPU
F14 C14 PEG_TX_11 C1179 0.22u_10V_X5R_04
14 CPU_PEG_RX11 PEG_RXP_11 PEG_TXP_11 GPU_PEG_TX11 14
E14 B14 PEG_TX#_11 C1177 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#11 PEG_RXN_11 PEG_TXN_11 GPU_PEG_TX#11 14
CML-CPU

Sheet 2 of 81
D13 A13 PEG_TX_12 C1170 0.22u_10V_X5R_04
14 CPU_PEG_RX12 PEG_RXP_12 PEG_TXP_12 GPU_PEG_TX12 14
E13 B13 PEG_TX#_12 C1171 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#12 PEG_RXN_12 PEG_TXN_12 GPU_PEG_TX#12 14
CML-CPU
F12 C12 PEG_TX_13 C1182 0.22u_10V_X5R_04

Processor 1/7
14 CPU_PEG_RX13 PEG_RXP_13 PEG_TXP_13 GPU_PEG_TX13 14
E12 B12 PEG_TX#_13 C1178 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#13 PEG_RXN_13 PEG_TXN_13 GPU_PEG_TX#13 14
CML-CPU

Vinafix.com
D11 A11 PEG_TX_14 C1180 0.22u_10V_X5R_04
14 CPU_PEG_RX14 PEG_RXP_14 PEG_TXP_14 GPU_PEG_TX14 14
E11 B11 PEG_TX#_14 C1181 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#14 PEG_RXN_14 PEG_TXN_14 GPU_PEG_TX#14 14
CML-CPU
F10 C10 PEG_TX_15 C1153 0.22u_10V_X5R_04
14 CPU_PEG_RX15 PEG_RXP_15 PEG_TXP_15 GPU_PEG_TX15 14
E10 B10 PEG_TX#_15 C1154 0.22u_10V_X5R_04 CML-CPU
14 CPU_PEG_RX#15 PEG_RXN_15 PEG_TXN_15 GPU_PEG_TX#15 14
CML-CPU
R169
PEG_COMP G2
VCCIO PEG_RCOMP
24.9_1%_04
CML-CPU

D8 B8
38 DMI_IT_MR_0_DP DMI_RXP_0 DMI_TXP_0 DMI_MT_IR_0_DP 38
E8 A8
38 DMI_IT_MR_0_DN DMI_RXN_0 DMI_TXN_0 DMI_MT_IR_0_DN 38
E6 C6
38 DMI_IT_MR_1_DP DMI_RXP_1 DMI_TXP_1 DMI_MT_IR_1_DP 38
F6 B6
38 DMI_IT_MR_1_DN DMI_RXN_1 DMI_TXN_1 DMI_MT_IR_1_DN 38
B D5 B5 B
38 DMI_IT_MR_2_DP DMI_RXP_2 DMI_TXP_2 DMI_MT_IR_2_DP 38
E5 A5
38 DMI_IT_MR_2_DN DMI_RXN_2 DMI_TXN_2 DMI_MT_IR_2_DN 38
J8 D4
38 DMI_IT_MR_3_DP DMI_RXP_3 DMI_TXP_3 DMI_MT_IR_3_DP 38
J9 B4
38 DMI_IT_MR_3_DN DMI_RXN_3 DMI_TXN_3 DMI_MT_IR_3_DN 38
3 OF 13
CML_H_62_INT_IP_CRB_CFLH
CML-CPU

3.3V

PLACE NEAR GPU


1

100K_1%_NTC_04
P/N 6-17-10420-734
RT1
CML-CPU EW TF02-104F4F-N
2

A THERM_VOLT 51 A

R736
20K_1%_04

CML-CPU ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[02] Processor C/DMI/PEG
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 2 of 81


5 4 3 2 1

Processor 1/7 B - 3
Schematic Diagrams

Processor 2/7
5 4 3 2 1

U44D

K36
K37 DDI1_TXP_0 D29
Zdiff=85Ω
DDI1_TXN_0 EDP_TXP_0 CPU_EDP_TXP0 36
J35 E29
DDI1_TXP_1 EDP_TXN_0 CPU_EDP_TXN0 36
J34 F28
DDI1_TXN_1 EDP_TXP_1 CPU_EDP_TXP1 36
D H37 E28 D
DDI1_TXP_2 EDP_TXN_1 CPU_EDP_TXN1 36
H36 A29
J37 DDI1_TXN_2 EDP_TXP_2 B29
CPU_EDP_TXP2 36 EDP
DDI1_TXP_3 EDP_TXN_2 CPU_EDP_TXN2 36
J38 C28
DDI1_TXN_3 EDP_TXP_3 CPU_EDP_TXP3 36
B28
EDP_TXN_3 CPU_EDP_TXN3 36
D27 C26
DDI1_AUXP EDP_AUXP CPU_EDP_AUXP 36
E27 B26
DDI1_AUXN EDP_AUXN CPU_EDP_AUXN 36
H34
H33 DDI2_TXP_0
B.Schematic Diagrams

F37 DDI2_TXN_0 A33 EDP_DISP_UTIL


G38 DDI2_TXP_1 EDP_DISP_UTIL VCCIO
F34 DDI2_TXN_1 CML-CPU
F35 DDI2_TXP_2 D37 EDP_RCOMP R669 24.9_1%_04
E37 DDI2_TXN_2 DISP_RCOMP
DDI2_TXP_3
CLOSE TO CPU
E36 Width = 20mil
Sheet 3 of 81 DDI2_TXN_3
Space = 25mil
lengh = 100mil(max)
F26
Processor 2/7 C E26 DDI2_AUXP
DDI2_AUXN
C

C34
D34 DDI3_TXP_0
B36 DDI3_TXN_0
B34 DDI3_TXP_1
F33 DDI3_TXN_1

Vinafix.com
E33 DDI3_TXP_2
C33 DDI3_TXN_2
B33 DDI3_TXP_3
DDI3_TXN_3 G27
PROC_AUDIO_CLK AUD_AZACPU_SCLK 40
A27 G25 AUD_AZACPU_SDO_R 40
B27 DDI3_AUXP PROC_AUDIO_SDI G29 AUD_AZACPU_SDI_R R125 20_1%_04
DDI3_AUXN PROC_AUDIO_SDO AUD_AZACPU_SDI 40
CML-CPU
CLOSE TO CPU
4 of 13
CML_H_62_INT_IP_CRB_CFLH
CML-CPU

B B

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[03] Processor D/DISPLAY
Size Document Number Rev
A4 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 3 of 81


5 4 3 2 1

B - 4 Processor 2/7
Schematic Diagrams

Processor 3/7
5 4 3 2 1

M_A_DQ[63:0] 9 10 M_B_DQ[63:0]
?
?
U44A U44B ? ? ?
?
M_A_DQ0 BR6 AG1 M_B_DQ0 BT11 AM9
M_A_DQ1 DDR0_DQ_0/DDR0_DQ_0 DDR0_CKP_0/DDR0_CKP_0 M_A_DIM0_CK_DDR0_DP 9 M_B_DQ1 DDR1_DQ_0/DDR0_DQ_16 DDR1_CKP_0/DDR1_CKP_0 M_B_DIM0_CK_DDR0_DP 10
BT6 AG2 BR11 AN9
M_A_DQ2 DDR0_DQ_1/DDR0_DQ_1 DDR0_CKN_0/DDR0_CKN_0 M_A_DIM0_CK_DDR0_DN 9 M_B_DQ2 DDR1_DQ_1/DDR0_DQ_17 DDR1_CKN_0/DDR1_CKN_0 M_B_DIM0_CK_DDR0_DN 10
BP3 AK2 BT9 AM7
M_A_DQ3 DDR0_DQ_2/DDR0_DQ_2 DDR0_CKP_1/DDR0_CKP_1 M_A_DIM0_CK_DDR1_DP 9 M_B_DQ3 DDR1_DQ_2/DDR0_DQ_18 DDR1_CKP_1/DDR1_CKP_1 M_B_DIM0_CK_DDR1_DP 10
BR3 AK1 BR8 AM8
M_A_DQ4 DDR0_DQ_3/DDR0_DQ_3 DDR0_CKN_1/DDR0_CKN_1 M_A_DIM0_CK_DDR1_DN 9 M_B_DQ4 DDR1_DQ_3/DDR0_DQ_19 DDR1_CKN_1/DDR1_CKN_1 M_B_DIM0_CK_DDR1_DN 10
BN5 AL3 BP11 AM11
M_A_DQ5 BP6 DDR0_DQ_4/DDR0_DQ_4 NC/DDR0_CKP_2 AK3 M_B_DQ5 BN11 DDR1_DQ_4/DDR0_DQ_20 NC/DDR1_CKP_2 AM10
M_A_DQ6 BP2 DDR0_DQ_5/DDR0_DQ_5 NC/DDR0_CKN_2 AL2 M_B_DQ6 BP8 DDR1_DQ_5/DDR0_DQ_21 NC/DDR1_CKN_2 AJ10
M_A_DQ7 BN3 DDR0_DQ_6/DDR0_DQ_6 NC/DDR0_CKP_3 AL1 M_B_DQ7 BN8 DDR1_DQ_6/DDR0_DQ_22 NC/DDR1_CKP_3 AJ11
D D
M_A_DQ8 BL4 DDR0_DQ_7/DDR0_DQ_7 NC/DDR0_CKN_3 M_B_DQ8 BL12 DDR1_DQ_7/DDR0_DQ_23 NC/DDR1_CKN_3
M_A_DQ9 BL5 DDR0_DQ_8/DDR0_DQ_8 AT1 M_B_DQ9 BL11 DDR1_DQ_8/DDR0_DQ_24 AT8
M_A_DQ10 DDR0_DQ_9/DDR0_DQ_9 DDR0_CKE_0/DDR0_CKE_0 M_A_DIM0_CKE0 9 M_B_DQ10 DDR1_DQ_9/DDR0_DQ_25 DDR1_CKE_0/DDR1_CKE_0 M_B_DIM0_CKE0 10
BL2 AT2 BL8 AT10
M_A_DQ11 DDR0_DQ_10/DDR0_DQ_10 DDR0_CKE_1/DDR0_CKE_1 M_A_DIM0_CKE1 9 M_B_DQ11 DDR1_DQ_10/DDR0_DQ_26 DDR1_CKE_1/DDR1_CKE_1 M_B_DIM0_CKE1 10
BM1 AT3 BJ8 AT7
M_A_DQ12 BK4 DDR0_DQ_11/DDR0_DQ_11 DDR0_CKE_2/DDR0_CKE_2 AT5 M_B_DQ12 BJ11 DDR1_DQ_11/DDR0_DQ_27 DDR1_CKE_2/DDR1_CKE_2 AT11
M_A_DQ13 BK5 DDR0_DQ_12/DDR0_DQ_12 DDR0_CKE_3/DDR0_CKE_3 M_B_DQ13 BJ10 DDR1_DQ_12/DDR0_DQ_28 DDR1_CKE_3/DDR1_CKE_3
M_A_DQ14 BK1 DDR0_DQ_13/DDR0_DQ_13 AD5 M_B_DQ14 BL7 DDR1_DQ_13/DDR0_DQ_29 AF11
M_A_DQ15 DDR0_DQ_14/DDR0_DQ_14 DDR0_CS#_0/DDR0_CS#_0 M_A_DIM0_CS0_N 9 M_B_DQ15 DDR1_DQ_14/DDR0_DQ_30 DDR1_CS#_0/DDR1_CS#_0 M_B_DIM0_CS0_N 10
BK2 AE2 BJ7 AE7
M_A_DQ16 DDR0_DQ_15/DDR0_DQ_15 DDR0_CS#_1/DDR0_CS#_1 M_A_DIM0_CS1_N 9 M_B_DQ16 DDR1_DQ_15/DDR0_DQ_31 DDR1_CS#_1/DDR1_CS#_1 M_B_DIM0_CS1_N 10
BG4 AD2 BG11 AF10
M_A_DQ17 BG5 DDR0_DQ_16/DDR0_DQ_32 NC/DDR0_CS#_2 AE5 M_B_DQ17 BG10 DDR1_DQ_16/DDR0_DQ_48 NC/DDR1_CS#_2 AE10
M_A_DQ18 BF4 DDR0_DQ_17/DDR0_DQ_33 NC/DDR0_CS#_3 M_B_DQ18 BG8 DDR1_DQ_17/DDR0_DQ_49 NC/DDR1_CS#_3
M_A_DQ19 BF5 DDR0_DQ_18/DDR0_DQ_34 AD3 M_B_DQ19 BF8 DDR1_DQ_18/DDR0_DQ_50 AF7
M_A_DQ20 DDR0_DQ_19/DDR0_DQ_35 DDR0_ODT_0/DDR0_ODT_0 M_A_DIM0_ODT0 9 M_B_DQ20 DDR1_DQ_19/DDR0_DQ_51 DDR1_ODT_0/DDR1_ODT_0 M_B_DIM0_ODT0 10
BG2 AE4 BF11 AE8
M_A_DQ21 DDR0_DQ_20/DDR0_DQ_36 NC/DDR0_ODT_1 M_A_DIM0_ODT1 9 M_B_DQ21 DDR1_DQ_20/DDR0_DQ_52 NC/DDR1_ODT_1 M_B_DIM0_ODT1 10
BG1 AE1 BF10 AE9
M_A_DQ22 BF1 DDR0_DQ_21/DDR0_DQ_37 NC/DDR0_ODT_2 AD4 M_B_DQ22 BG7 DDR1_DQ_21/DDR0_DQ_53 NC/DDR1_ODT_2 AE11
M_A_DQ23 BF2 DDR0_DQ_22/DDR0_DQ_38 NC/DDR0_ODT_3 M_B_DQ23 BF7 DDR1_DQ_22/DDR0_DQ_54 NC/DDR1_ODT_3
M_A_DQ24 BD2 DDR0_DQ_23/DDR0_DQ_39 AH5 M_B_DQ24 BB11 DDR1_DQ_23/DDR0_DQ_55 AH10

B.Schematic Diagrams
M_A_DQ25 DDR0_DQ_24/DDR0_DQ_40 DDR0_CAB_4/DDR0_BA_0 M_A_BA0 9 M_B_DQ25 DDR1_DQ_24/DDR0_DQ_56 DDR1_CAB_3/DDR1_MA_16 M_B_A16_RAS_N 10
BD1 AH1 BC11 AH11
M_A_DQ26 DDR0_DQ_25/DDR0_DQ_41 DDR0_CAB_6/DDR0_BA_1 M_A_BA1 9 M_B_DQ26 DDR1_DQ_25/DDR0_DQ_57 DDR1_CAB_2/DDR1_MA_14 M_B_A14_W E_N 10
BC4 AU1 BB8 AF8
M_A_DQ27 DDR0_DQ_26/DDR0_DQ_42 DDR0_CAA_5/DDR0_BG_0 M_A_BG0 9 M_B_DQ27 DDR1_DQ_26/DDR0_DQ_58 DDR1_CAB_1/DDR1_MA_15 M_B_A15_CAS_N 10
BC5 BC8
M_A_DQ28 BD5 DDR0_DQ_27/DDR0_DQ_43 AH4 M_B_DQ28 BC10 DDR1_DQ_27/DDR0_DQ_59 AH8
M_A_DQ29 DDR0_DQ_28/DDR0_DQ_44 DDR0_CAB_3/DDR0_MA_16 M_A_A16_RAS_N 9 M_B_DQ29 DDR1_DQ_28/DDR0_DQ_60 DDR1_CAB_4/DDR1_BA_0 M_B_BA0 10
BD4 AG4 BB10 AH9
M_A_DQ30 DDR0_DQ_29/DDR0_DQ_45 DDR0_CAB_2/DDR0_MA_14 M_A_A14_W E_N 9 M_B_DQ30 DDR1_DQ_29/DDR0_DQ_61 DDR1_CAB_6/DDR1_BA_1 M_B_BA1 10
BC1 AD1 BC7 AR9
M_A_DQ31 DDR0_DQ_30/DDR0_DQ_46 DDR0_CAB_1/DDR0_MA_15 M_A_A15_CAS_N 9 M_B_DQ31 DDR1_DQ_30/DDR0_DQ_62 DDR1_CAA_5/DDR1_BG_0 M_B_BG0 10
BC2 BB7
M_A_DQ32 AB1 DDR0_DQ_31/DDR0_DQ_47 AH3 M_B_DQ32 AA11 DDR1_DQ_31/DDR0_DQ_63 AJ9
M_A_DQ33 DDR0_DQ_32/DDR1_DQ_0 DDR0_CAB_9/DDR0_MA_0 M_A_A0 9 M_B_DQ33 DDR1_DQ_32/DDR1_DQ_16 DDR1_CAB_9/DDR1_MA_0 M_B_A0 10
AB2 AP4 AA10 AK6
M_A_DQ34 DDR0_DQ_33/DDR1_DQ_1 DDR0_CAB_8/DDR0_MA_1 M_A_A1 9 M_B_DQ34 DDR1_DQ_33/DDR1_DQ_17 DDR1_CAB_8/DDR1_MA_1 M_B_A1 10
AA4 AN4 AC11 AK5
M_A_DQ35 DDR0_DQ_34/DDR1_DQ_2 DDR0_CAB_5/DDR0_MA_2 M_A_A2 9 M_B_DQ35 DDR1_DQ_34/DDR1_DQ_18 DDR1_CAB_5/DDR1_MA_2 M_B_A2 10
AA5 AP5 AC10 AL5
DDR0_DQ_35/DDR1_DQ_3 NC/DDR0_MA_3 M_A_A3 9 DDR1_DQ_35/DDR1_DQ_19 NC/DDR1_MA_3 M_B_A3 10

Sheet 4 of 81
C M_A_DQ36 AB5 AP2 M_B_DQ36 AA7 AL6 C
M_A_DQ37 DDR0_DQ_36/DDR1_DQ_4 NC/DDR0_MA_4 M_A_A4 9 M_B_DQ37 DDR1_DQ_36/DDR1_DQ_20 NC/DDR1_MA_4 M_B_A4 10
AB4 AP1 AA8 AM6
M_A_DQ38 DDR0_DQ_37/DDR1_DQ_5 DDR0_CAA_0/DDR0_MA_5 M_A_A5 9 M_B_DQ38 DDR1_DQ_37/DDR1_DQ_21 DDR1_CAA_0/DDR1_MA_5 M_B_A5 10
AA2 AP3 AC8 AN7
M_A_DQ39 DDR0_DQ_38/DDR1_DQ_6 DDR0_CAA_2/DDR0_MA_6 M_A_A6 9 M_B_DQ39 DDR1_DQ_38/DDR1_DQ_22 DDR1_CAA_2/DDR1_MA_6 M_B_A6 10
AA1 AN1 AC7 AN10
DDR0_DQ_39/DDR1_DQ_7 DDR0_CAA_4/DDR0_MA_7 M_A_A7 9 DDR1_DQ_39/DDR1_DQ_23 DDR1_CAA_4/DDR1_MA_7 M_B_A7 10

Processor 3/7
M_A_DQ40 V5 AN3
M_A_DQ41 DDR0_DQ_40/DDR1_DQ_8 DDR0_CAA_3/DDR0_MA_8 M_A_A8 9 M_B_DQ40
V2 AT4 W8 AN8
M_A_DQ42 DDR0_DQ_41/DDR1_DQ_9 DDR0_CAA_1/DDR0_MA_9 M_A_A9 9 M_B_DQ41 DDR1_DQ_40/DDR1_DQ_24 DDR1_CAA_3/DDR1_MA_8 M_B_A8 10
U1 AH2 W7 AR11
M_A_DQ43 DDR0_DQ_42/DDR1_DQ_10 DDR0_CAB_7/DDR0_MA_10 M_A_A10 9 M_B_DQ42 DDR1_DQ_41/DDR1_DQ_25 DDR1_CAA_1/DDR1_MA_9 M_B_A9 10
U2 AN2 V10 AH7
M_A_DQ44 DDR0_DQ_43/DDR1_DQ_11 DDR0_CAA_7/DDR0_MA_11 M_A_A11 9 M_B_DQ43 DDR1_DQ_42/DDR1_DQ_26 DDR1_CAB_7/DDR1_MA_10 M_B_A10 10
V1 AU4 V11 AN11
M_A_DQ45 DDR0_DQ_44/DDR1_DQ_12 DDR0_CAA_6/DDR0_MA_12 M_A_A12 9 M_B_DQ44 DDR1_DQ_43/DDR1_DQ_27 DDR1_CAA_7/DDR1_MA_11 M_B_A11 10
V4 AE3 W11 AR10
DDR0_DQ_45/DDR1_DQ_13 DDR0_CAB_0/DDR0_MA_13 M_A_A13 9 DDR1_DQ_44/DDR1_DQ_28 DDR1_CAA_6/DDR1_MA_12 M_B_A12 10

Vinafix.com
M_A_DQ46 U5 AU2 M_B_DQ45 W10 AF9
M_A_DQ47 DDR0_DQ_46/DDR1_DQ_14 DDR0_CAA_9/DDR0_BG_1 M_A_BG1 9 M_B_DQ46 DDR1_DQ_45/DDR1_DQ_29 DDR1_CAB_0/DDR1_MA_13 M_B_A13 10
U4 AU3 V7 AR7
M_A_DQ48 DDR0_DQ_47/DDR1_DQ_15 DDR0_CAA_8/DDR0_ACT# M_A_ACT_N 9 M_B_DQ47 DDR1_DQ_46/DDR1_DQ_30 DDR1_CAA_9/DDR1_BG_1 M_B_BG1 10
R2 V8 AT9
M_A_DQ49 DDR0_DQ_48/DDR1_DQ_32 M_B_DQ48 DDR1_DQ_47/DDR1_DQ_31 DDR1_CAA_8/DDR1_ACT# M_B_ACT# 10
P5 AG3 R11
M_A_DQ50 DDR0_DQ_49/DDR1_DQ_33 NC/DDR0_PAR DDR0_A_PARITY 9 M_B_DQ49 DDR1_DQ_48/DDR1_DQ_48
R4 AU5 P11 AJ7
M_A_DQ51 DDR0_DQ_50/DDR1_DQ_34 NC/DDR0_ALERT# DDR0_A_ALERT_N 9 M_B_DQ50 DDR1_DQ_49/DDR1_DQ_49 NC/DDR1_PAR DDR1_B_PARITY 10
P4 P7 AR8
M_A_DQ52 DDR0_DQ_51/DDR1_DQ_35 M_B_DQ51 DDR1_DQ_50/DDR1_DQ_50 NC/DDR1_ALERT# DDR1_B_ALERT# 10
R5 R8
M_A_DQ53 DDR0_DQ_52/DDR1_DQ_36 M_A_DQS#0 M_A_DQS#[3:0] 9 M_B_DQ52 DDR1_DQ_51/DDR1_DQ_51
P2 BR5 R10
M_A_DQ54 DDR0_DQ_53/DDR1_DQ_37DDR0_DQSN_0/DDR0_DQSN_0 M_A_DQS#1 M_B_DQ53 DDR1_DQ_52/DDR1_DQ_52 M_B_DQS#0 M_B_DQS#[3:0] 10
R1 BL3 P10 BN9
M_A_DQ55 P1 DDR0_DQ_54/DDR1_DQ_38DDR0_DQSN_1/DDR0_DQSN_1 BG3 M_A_DQS#2 M_B_DQ54 R7 DDR1_DQ_53/DDR1_DQ_53DDR1_DQSN_0/DDR0_DQSN_2 BL9 M_B_DQS#1
M_A_DQ56 M4 DDR0_DQ_55/DDR1_DQ_39DDR0_DQSN_2/DDR0_DQSN_4 BD3 M_A_DQS#3 M_B_DQ55 P8 DDR1_DQ_54/DDR1_DQ_54DDR1_DQSN_1/DDR0_DQSN_3 BG9 M_B_DQS#2
M_A_DQ57 DDR0_DQ_56/DDR1_DQ_40DDR0_DQSN_3/DDR0_DQSN_5 M_A_DQS#4 M_A_DQS#[7:4] 9 M_B_DQ56 DDR1_DQ_55/DDR1_DQ_55DDR1_DQSN_2/DDR0_DQSN_6 M_B_DQS#3
M1 AA3 L11 BC9
M_A_DQ58 DDR0_DQ_57/DDR1_DQ_41DDR0_DQSN_4/DDR1_DQSN_0 M_A_DQS#5 M_B_DQ57 DDR1_DQ_56/DDR1_DQ_56DDR1_DQSN_3/DDR0_DQSN_7 M_B_DQS#4 M_B_DQS#[7:4] 10
L4 U3 M11 AC9
M_A_DQ59 L2 DDR0_DQ_58/DDR1_DQ_42DDR0_DQSN_5/DDR1_DQSN_1 P3 M_A_DQS#6 M_B_DQ58 L7 DDR1_DQ_57/DDR1_DQ_57DDR1_DQSN_4/DDR1_DQSN_2 W9 M_B_DQS#5
M_A_DQ60 M5 DDR0_DQ_59/DDR1_DQ_43DDR0_DQSN_6/DDR1_DQSN_4 L3 M_A_DQS#7 M_B_DQ59 M8 DDR1_DQ_58/DDR1_DQ_58DDR1_DQSN_5/DDR1_DQSN_3 R9 M_B_DQS#6
M_A_DQ61 M2 DDR0_DQ_60/DDR1_DQ_44DDR0_DQSN_7/DDR1_DQSN_5 M_B_DQ60 L10 DDR1_DQ_59/DDR1_DQ_59DDR1_DQSN_6/DDR1_DQSN_6 M9 M_B_DQS#7
M_A_DQ62 DDR0_DQ_61/DDR1_DQ_45 M_A_DQS0 M_A_DQS[3:0] 9 M_B_DQ61 DDR1_DQ_60/DDR1_DQ_60DDR1_DQSN_7/DDR1_DQSN_7
L5 BP5 M10
M_A_DQ63 DDR0_DQ_62/DDR1_DQ_46DDR0_DQSP_0/DDR0_DQSP_0 M_A_DQS1 M_B_DQ62 DDR1_DQ_61/DDR1_DQ_61 M_B_DQS0 M_B_DQS[3:0] 10
L1 BK3 M7 BP9
DDR0_DQ_63/DDR1_DQ_47DDR0_DQSP_1/DDR0_DQSP_1 BF3 M_A_DQS2 M_B_DQ63 L8 DDR1_DQ_62/DDR1_DQ_62DDR1_DQSP_0/DDR0_DQSP_2 BJ9 M_B_DQS1
B BA2 DDR0_DQSP_2/DDR0_DQSP_4 BC3 M_A_DQS3 DDR1_DQ_63/DDR1_DQ_63DDR1_DQSP_1/DDR0_DQSP_3 BF9 M_B_DQS2 B
NC/DDR0_ECC_0 DDR0_DQSP_3/DDR0_DQSP_5 M_A_DQS4 M_A_DQS[7:4] 9 DDR1_DQSP_2/DDR0_DQSP_6 M_B_DQS3
BA1 AB3 AW11 BB9
NC/DDR0_ECC_1 DDR0_DQSP_4/DDR1_DQSP_0 M_A_DQS5 NC/DDR1_ECC_0 DDR1_DQSP_3/DDR0_DQSP_7 M_B_DQS4 M_B_DQS[7:4] 10
AY4 V3 AY11 AA9
AY5 NC/DDR0_ECC_2 DDR0_DQSP_5/DDR1_DQSP_1 R3 M_A_DQS6 AY8 NC/DDR1_ECC_1 DDR1_DQSP_4/DDR1_DQSP_2 V9 M_B_DQS5
BA5 NC/DDR0_ECC_3 DDR0_DQSP_6/DDR1_DQSP_4 M3 M_A_DQS7 AW8 NC/DDR1_ECC_2 DDR1_DQSP_5/DDR1_DQSP_3 P9 M_B_DQS6
BA4 NC/DDR0_ECC_4 DDR0_DQSP_7/DDR1_DQSP_5 AY10 NC/DDR1_ECC_3 DDR1_DQSP_6/DDR1_DQSP_6 L9 M_B_DQS7
AY1 NC/DDR0_ECC_5 AY3 AW10 NC/DDR1_ECC_4 DDR1_DQSP_7/DDR1_DQSP_7
AY2 NC/DDR0_ECC_6 DDR0_DQSP_8/DDR0_DQSP_8 BA3 AY7 NC/DDR1_ECC_5 AW9
NC/DDR0_ECC_7 DDR0_DQSN_8/DDR0_DQSN_8 AW7 NC/DDR1_ECC_6 DDR1_DQSP_8/DDR1_DQSP_8 AY9
1 OF 13 NC/DDR1_ECC_7 DDR1_DQSN_8/DDR1_DQSN_8
DDR CHANNEL A ?
CML_H_62_INT_IP_CRB_CFLH
CML-CPU
CLOSE TO CPU
R790 121_1%_04 DDR_RCOMP0 G1 BN13
DDR_RCOMP1 DDR_RCOMP_0 DDR_VREF_CA DIMM_CA_CPU_VREF_A 9
CML-CPU R791 75_1%_04 H1 BP13 DIMM_DQ_CPU_VREF_A
CML-CPU R792 100_1%_04 DDR_RCOMP2 J2 DDR_RCOMP_1 DDR0_VREF_DQ BR13
DDR_RCOMP_2 DDR1_VREF_DQ DIMM_DQ_CPU_VREF_B 10
CML-CPU
2 OF 13 ?
DDR CHANNEL B
CML_H_62_INT_IP_CRB_CFLH
CML-CPU

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[04] Processor A,B/13-DDR4
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 4 of 81


5 4 3 2 1

Processor 3/7 B - 5
Schematic Diagrams

Processor 4/7
5 4 3 2 1

INTERNAL USE ONLY


* ALL CFG 1 = NO TERMAINATION ON BOARD DEFAULT HIGH
* ALL CFG 0 = PHYSICAL STRAP LOW ON BOARD
NEAR CPU CFG 1.0V 0V DESCRIPTION
1.05V_VCCST 0 NORM STALL EAR
U44E ? ? ? 1 NORM PCHLESS PCHLESS MODE
2 NORM REVERSE PEG_LANE_REVERSAL -SEE PCIE CHAPTER
3 ENABLED DISABLED PHYSICAL_DEBUG_ENABLED
42 PCH_CPU_BCLK_R_DP B31 BN25 CFG0 4 DISABLED ENABLED EDP_PRESENCE
R129 R132 A32 BCLKP CFG_0 BN27 T51
42 PCH_CPU_BCLK_R_DN BCLKN CFG_1
5 DISABLED ENABLED PEG0CFGSEL[0]
BN26 6 DISABLED ENABLED PEG0CFGSEL[1]
100_04 56.2_1%_04 CFG_2
D 42 PCH_CPU_PCIBCLK_R_DP D35 BN28 T52 7 RESET# BIOS REQ PEG_DEFER_TRAINING D
CML-CPU CML-CPU C36 PCI_BCLKP CFG_3 BR20 CFG4 R711 1K_04
42 PCH_CPU_PCIBCLK_R_DN PCI_BCLKN CFG_4
8 DISABLED ENABLED CFG UNLOCK
BM20 9 PRESENT NOT PRESENT SVID NOT PRESENT
65 H_CPU_SVIDDAT CFG_5
42 CPU_24MHZ_R_DP E31 BT20 T53 10 ACTIVATE NOT ACTIVATEDSAFE MODE BOOT
65 H_CPU_SVIDALRT# CLK24P CFG_6
42 CPU_24MHZ_R_DN D31 BP20 T55 11 HALF-SWING FULL-SWING DMI_AC_COUPLED DC COUPLED AC COUPLED
65 H_CPU_SVIDCLK CLK24N CFG_7 BR23 T56 12 PMSYNC2.0 LEGACY STALL
R133 CFG_8 BR22
CFG_9
13 ASYNCHRONOUS SYNCHRONOUS SYNC AND AYNC MODE
BT23 14 RESERVED
220_04 CFG_10 BT22 CML-CPU 15 RESERVED
CML-CPU CFG_11 BM19
CFG_12 BR19
CFG_13 BP19
CPU_VIDALERT_N CFG_14 PEG CONFIG TABLE CFG[6:5] 11:DEFAULT X16
BH31 BT19
BH32 VIDALERT# CFG_15
CFG6 CFG5 PEG CONFIG
10:2X8; 01:RESERVED
BH29 VIDSCK BN23 00:X8,X4,X4
VIDSOUT CFG_17
0V 0V X 8 X 4 X 4
H_PROCHOT# R677 499_1%_04 H_PROCHOT#_R BR30 BP23 0V 10V RESERVED
65,74 H_PROCHOT# PROCHOT# CFG_16
C1119 *1000p_50V_X7R_04 CML-CPU BP22 10V 0V X 8 X 8
B.Schematic Diagrams

BT13 CFG_19 BN22


64 DDR_VTT_PG_CTRL DDR_VTT_CNTL CFG_18
10V 10V X 16
EMI枸䔁
* ALL CFG 0 = PHYSICAL STRAP HIGH
SKL_XDP_MBP_0
* ALL CFG 1 = PHYSICAL STRAP LOW
BR27
BPM#_0 BT27 SKL_XDP_MBP_1
BPM#_1 BM31 SKL_MBP_2
VCCST_PW RGD R151 60.4_1%_04 VCCST_PW RGD_CPU H13 BPM#_2 BT30 SKL_MBP_3
EMI枸䔁 C1118 *1000p_50V_X7R_04 CML-CPU VCCST_PWRGD BPM#_3 1.05DX_VCCSTG

Sheet 5 of 81 40 H_PW RGD BT31


BP35 PROCPWRGD BT28 H_TDO H_TDO R688 100_04
39PLTRST_CPU_N RESET# PROC_TDO
BM34 BL32 H_TDI CML-CPU
39 H_PM_SYNC PM_SYNC PROC_TDI
CML-CPU R676 20_1%_04 H_PM_DOW N_R BP31 BP28 H_TMS H_TDI R684 51_04

Processor 4/7
39 H_PM_DOW N H_PECI_R PM_DOWN PROC_TMS H_TCK AEPᶵᶲẞ RVPᶲẞ
C CML-CPU R673 *0402_short BT34 BR28 CML-CPU C
51 H_PECI PECI PROC_TCK H_TMS
39 PCH_THERMTRIP# J31 R690 51_04
R122 1K_04 THERMTRIP# BP30 H_TRST# CML-CPU
1.05V_VCCST PROC_TRST#
CML-CPU H_SKTOCC_N BR33 BL30 H_PREQ# H_TCK R689 51_04
37,41 H_SKTOCC_N SKTOCC# PROC_PREQ#
C386 BN1 BP27 H_PRDY# CML-CPU
R793 *0_04 PROC_SELECT# PROC_PRDY#
*0.1u_10V_X7R_04 1.05V_VCCST R682 *0_04 BM30
CATERR# BT25 CFG_RCOMP 3.3VA
CML-CPU AEPᶲẞ CML-CPU AT13 CFG_RCOMP
CML-CPU AW13 ZVM#

Vinafix.com
MSM# H_SKTOCC_N R674 100K_04
AU13 R703 CML-CPU
AY13 RSVD1 1.05V_VCCST
1.05V_VCCST RSVD2 49.9_1%_04
CML-CPU
VCCST_PWRGD 5 OF 13 ?
H_PREQ# R683 *1K_04
CML-CPU
VDD3
R678 CML_H_62_INT_IP_CRB_CFLH
CML-CPU
1K_04
CML-CPU
VCCST_PW RGD
R675

6
100K_04 D
CML-CPU C1131
2 G
1 S Q39A *0.1u_6.3V_X5R_02
MTDK3S6R CML-CPU
3

B D B
CML-CPU
5 G
11,45,51,65 ALL_SYS_PW RGD S Q39B
4

MTDK3S6R
C1130 CML-CPU

*0.1u_6.3V_X5R_02
CML-CPU

D02C change
H_PROCHOT# 1.05DX_VCCSTG
H_PROCHOT_EC# R126 *0_04 H_PROCHOT_EC_R
CML-CPU

VDD3 R691

Native 1K_04

R124 H_PROCHOT#
VA AC_IN# H_PROCHOT_EC# H_PROCHOT#
6

200K_04 D
D9 RB751S-40H 0 (keep 3 sec) to 1
C A H_PROCHOT_EC_R 2 G
51,74 AC_IN# S Q40A
0 1 0 (keep 3 sec) to 1
0=down freq to 800MHz
1

A MTDK3S6R A
3

R127 0_04 5 G
1 0 1 1
51 H_PROCHOT_EC#
S Q40B CML-CPU
4

MTDK3S6R CML-CPU
R128 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Passive CML-CPU Title
*100K_04
CML-CPU CAD Note: Capacitor need to be placed [05] Processor E/CLK/JTAG
CML-CPU close to buffer output pin
CML-CPU CML-CPU Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 5 of 81


5 4 3 2 1

B - 6 Processor 4/7
Vinafix.com
Schematic Diagrams

Processor 5/7

5 4 3 2 1

VCORE VCORE
VCORE VCORE
96A AA13 U44I ? ? ? U44J ? ? ?

VCORE 10uF x 9 枸䔁 VCORE 10uF x 4 AA31 VCC1 VCC64


AH13
AH14 K14 W35
AA32 VCC2 VCC65 AH29 L13 VCC1 VCC64 W36
VCC3 VCC66 VCC2 VCC65
VCORE 1uF x 9 枸䔁 VCORE 1uF x4 AA33
AA34 VCC4 VCC67
AH30
AH31
L14
N13 VCC3 VCC66
W37
W38
AA35 VCC5 VCC68 AH32 N14 VCC4 VCC67 Y29
VCC6 VCC69 VCC5 VCC68
D
VCORE 47uF x 10 枸䔁 VCORE 22uF x2 AA36
AA37 VCC7 VCC70
AJ14
AJ29
N30
N31 VCC6 VCC69
Y30
Y31
D

AA38 VCC8 VCC71 AJ30 N32 VCC7 VCC70 Y32


VCC9 VCC72 VCC8 VCC71
VCORE 220uF x 1 枸䔁 VCORE 220uF x1 AB29
AB30 VCC10 VCC73
AJ31
AJ32
N35
N36 VCC9 VCC72
Y33
Y34
AB31 VCC11 VCC74 AJ33 N37 VCC10 VCC73 Y35
AB32 VCC12 VCC75 AJ34 N38 VCC11 VCC74 Y36
AB35 VCC13 VCC76 AJ35 P13 VCC12 VCC75
AB36 VCC14 VCC77 AJ36 P14 VCC13
AB37 VCC15 VCC78 AK31 P29 VCC14
AB38 VCC16 VCC79 AK32 P30 VCC15
AC13 VCC17 VCC80 AK33 P31 VCC16
AC14 VCC18 VCC81 AK34 P32 VCC17
AC29 VCC19 VCC82 AK35 P33 VCC18

B.Schematic Diagrams
AC30 VCC20 VCC83 AK36 P34 VCC19
AC31 VCC21 VCC84 AK37 P35 VCC20
AC32 VCC22 VCC85 AK38 P36 VCC21
AC33 VCC23 VCC86 AL13 R13 VCC22
PLACE CAPS AT BACK VCC24 VCC87 VCC23
VCORE
CPU_BACK_VCCCORE
枸䔁 AC34
AC35 VCC25 VCC88
AL29
AL30
R31
R32 VCC24
AC36 VCC26 VCC89 AL31 R33 VCC25
AD13 VCC27 VCC90 AL32 R34 VCC26
AD14 VCC28 VCC91 AL35 R35 VCC27
C475 C558 C557 C555 C341 C480 C559 C477 C476 C556 C369 C473 C478 VCC29 VCC92 VCC28
CML-CPU AD31 AL36 R36
CML-CPU AD32 VCC30 VCC93 AL37 R37 VCC29
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06
CML-CPU AD33 VCC31 VCC94 AL38 R38 VCC30

Sheet 6 of 81
CML-CPU AD34 VCC32 VCC95 AM13 T29 VCC31
CML-CPU AD35 VCC33 VCC96 AM14 T30 VCC32
CML-CPU AD36 VCC34 VCC97 AM29 T31 VCC33
C CML-CPU AD37 VCC35 VCC98 AM30 T32 VCC34 C

Processor 5/7
CML-CPU AD38 VCC36 VCC99 AM31 T35 VCC35
CML-CPU AE13 VCC37 VCC100 AM32 T36 VCC36
CML-CPU AE14 VCC38 VCC101 AM33 T37 VCC37
CML-CPU AE30 VCC39 VCC102 AM34 T38 VCC38
CML-CPU AE31 VCC40 VCC103 AM35 U29 VCC39
CML-CPU AE32 VCC41 VCC104 AM36 U30 VCC40

Vinafix.com
VCORE PLACE AE35 VCC42 VCC105 AN13 U31 VCC41
CAPS AT BACK VCC43 VCC106 VCC42
CPU_BACK_VCCCORE
枸䔁 AE36
AE37 VCC44 VCC107
AN14
AN31
U32
U33 VCC43
CML-CPU AE38 VCC45 VCC108 AN32 U34 VCC44
CML-CPU AF29 VCC46 VCC109 AN33 U35 VCC45
C422 C445 C1105 C418 C383 C421 C420 C419 C1104 C384 C444 C1103 C1106 VCC47 VCC110 VCC46
CML-CPU AF30 AN34 U36
CML-CPU AF31 VCC48 VCC111 AN35 V13 VCC47
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04
*1u_6.3V_X5R_02

*1u_6.3V_X5R_02

CML-CPU AF32 VCC49 VCC112 AN36 V14 VCC48


CML-CPU AF33 VCC50 VCC113 AN37 V31 VCC49
CML-CPU AF34 VCC51 VCC114 AN38 V32 VCC50
CML-CPU AF35 VCC52 VCC115 AP13 V33 VCC51
CML-CPU AF36 VCC53 VCC116 AP30 V34 VCC52
CML-CPU AF37 VCC54 VCC117 AP31 V35 VCC53
CML-CPU AF38 VCC55 VCC118 AP32 V36 VCC54
CML-CPU AG14 VCC56 VCC119 AP35 V37 VCC55
CML-CPU AG31 VCC57 VCC120 AP36 V38 VCC56
AG32 VCC58 VCC121 AP37 W13 VCC57
AG33 VCC59 VCC122 AP38 W14 VCC58
AG34 VCC60 VCC123 K13 W29 VCC59
AG35 VCC61 VCC124 W30 VCC60
AG36 VCC62 W31 VCC61
VCC63 W32 VCC62
B CML-CPU VCC63 B
PLACE CAPS AT BOARD EDGE
VCORE R662 100_04 10 OF 13 ?
VCORE
CPU_TOP_VCCCORE 枸䔁 VCC_SENSE
AG37
AG38
VCC_VCORE_SENSE 65
CML_H_62_INT_IP_CRB_CFLH
CML-CPU
VSS_SENSE VSS_VCORE_SENSE 65
CML-CPU
C1089 C1086 C1066 C1076 C1053 C1029 C1088 C1054 C1081 C1043 C479 C1087 9 OF 13 ?
CML-CPU R671 100_04
CML-CPU CML_H_62_INT_IP_CRB_CFLH
*22u_4V_X6S_06

*22u_4V_X6S_06
47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

CML-CPU CML-CPU CML-CPU


CML-CPU
VCC_VCORE_SENSE R672 VSS_VCORE_SENSE
CML-CPU
CML-CPU
*49.9_1%_04
CML-CPU
CML-CPU CML-CPU
CML-CPU AEPᶲẞ
CML-CPU
CML-CPU

VCORE

POWER
枸䔁
PC140 PC13
+ CML-CPU + CML-CPU

EEFSR0D221R4 *EEFSR0D221R4
220u_2V_SMD-V 220u_2V_SMD-V
A A

ᙔ Ϻ ႝ တ DMFWP DP/
Title
[06] Processor I,J/POWER-1
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 6 of 81


5 4 3 2 1

Processor 5/7 B - 7
Schematic Diagrams

Processor 6/7

5 4 3 2 1

VDDQ
VCCSA U44L ? ? ?

11.1A K29
J30
VCCSA1 VDDQ1
AA6
AE12
12A U44M ? ? ?

VCCSA2 VDDQ2
PLACE CAP BACKSIDE
K30 AF5
K31 VCCSA3 VDDQ3 AF6 VCCSFR_OC RSVD_TP_5 E2
K32 VCCSA4 VDDQ4 AG5 IST_TRIG E3 RSVD_TP5
K33 VCCSA5 VDDQ5 AG9 RSVD_TP_4 E1 IST_TRIG
K34 VCCSA6 VDDQ6 AJ12 RSVD_TP_3 D1 RSVD_TP4
D D
K35 VCCSA7 VDDQ7 AL11 RSVD_TP3
L31 VCCSA8 VDDQ8 AP6 RSVD_TP_1 BR1 BK28
L32 VCCSA9 VDDQ9 AP7 C567 C579 RSVD_TP_2 BT2 RSVD_TP1 RSVD11 BJ28
L35 VCCSA10 VDDQ10 AR12 RSVD_TP2 RSVD10
L36 VCCSA11 VDDQ11 AR6 BN35
VCCSA12 VDDQ12 RSVD15

1u_6.3V_X6S_04

*1u_6.3V_X6S_04
L37 AT12
L38 VCCSA13 VDDQ13 AW6 J24
M29 VCCSA14 VDDQ14 AY6 H24 RSVD28
M30 VCCSA15 VDDQ15 J5 BN33 RSVD27
M31 VCCSA16 VDDQ16 J6 BL34 RSVD14
VCCSA17 VDDQ17 RSVD13
B.Schematic Diagrams

M32 K12
M33 VCCSA18 VDDQ18 K6 N29
M34 VCCSA19 VDDQ19 L12 R14 RSVD30
M35 VCCSA20 VDDQ20 L6 AE29 RSVD31
M36 VCCSA21 VDDQ21 R6 AA14 RSVD2
VCCSA22 VDDQ22 T6 AP29 RSVD1
VDDQ23 W6 VDDQ AP14 RSVD5
VDDQ24 Y12 CML-CPU A36 RSVD4
VCCIO 5.5A AG12
G15 VCCIO1
VDDQ25 1.05V_VCCST C572 CML-CPU
A37
VSS_A36

G17
G19
VCCIO2
VCCIO3
0.13A
BH13 C447
10u_4V_X6S_06
H23
VSS_A37

VCCIO4 VCCPLL_OC1 VCCSFR_OC 45 PCH_2_CPU_TRIGGER PROC_TRIGIN


G21 BJ13 CML-CPU R117 30.1_1%_04 CPU_2_PCH_TRIGGER_R J23

Sheet 7 of 81
VCCIO5 VCCPLL_OC2 45 CPU_2_PCH_TRIGGER PROC_TRIGOUT
H15 G11 1u_6.3V_X6S_04
H16 VCCIO6 VCCPLL_OC3 CML-CPU F30
CML-CPU
H17
H19
VCCIO7
VCCIO8 VCCST
H30 0.06A 1.05DX_VCCSTG RSVD24

Processor 6/7 0.02A


H20 VCCIO9 H29 E30
C H21 VCCIO10 VCCSTG2 C385 RSVD23 C
H26 VCCIO11 G30 1.05V_VCCST
H27 VCCIO12 VCCSTG1 1u_6.3V_X6S_04 B30 BL31
J15
J16
VCCIO13
VCCIO14 VCCPLL1
H28
J28
0.15A CML-CPU C30 RSVD7
RSVD21
RSVD12
RSVD3
AJ8
G13

Vinafix.com
C483
J17 VCCIO15 VCCPLL2 CML-CPU RSVD25
J19 VCCIO16 R670 100_04 1u_6.3V_X6S_04 G3
VCCIO17 VCCSA RSVD26
J20 M38 CML-CPU J3 C38
VCCIO18 VCCSA_SENSE VCCSA_SENSE 65 RSVD29 RSVD22
J21 M37 C1
VCCIO19 VSSSA_SENSE VSSSA_SENSE 65 RSVD20
J26 R668 100_04 BR2
J27 VCCIO20 H14 CML-CPU TP_SKL_BR35 BR35 RSVD17 BP1
VCCIO21 VCCIO_SENSE VCCIO_SENSE 63 TP_SKL_BR31 RSVD19 RSVD16
J14 BR31 B38
VSSIO_SENSE VSSIO_SENSE 63 TP_SKL_BH30 RSVD18 RSVD8
BH30 B2
RSVD9 RSVD6
CML-CPU
12 OF 13 ? CML-CPU
CML_H_62_INT_IP_CRB_CFLH CML-CPU
13 OF 13 ?
CML-CPU CML_H_62_INT_IP_CRB_CFLH
CML-CPU

VDDQ 10uF x 6 VCCIO 10uF x 2 VCCSA 22uF x 3 VCCSA 10uF x 4


B
VCCSA 1uF x 1 B
PLACE CAP BACKSIDE PLACE CAP BACKSIDE PLACE CAP IN BACK SIDE PLACE CAP IN BOARD EDGE
VDDQ VCCIO CPU_BACK_VCCSA VCCSA CPU_TOP_VCCSA VCCSA
VCCSA
枸䔁 枸䔁 枸䔁
C1097 C482 C518 C371 C446 C1102
C613 C612 C573 C611 C574 C575 C576 C547 C560 C561 C481 C347 C519 C1098

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

1u_6.3V_X6S_04

*1u_6.3V_X6S_04
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

*10u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

*22u_4V_X6S_06
CML-CPU CML-CPU CML-CPU CML-CPU
CML-CPU CML-CPU CML-CPU CML-CPU
CML-CPU CML-CPU CML-CPU CML-CPU
CML-CPU CML-CPU CML-CPU CML-CPU
CML-CPU CML-CPU
CML-CPU
CML-CPU

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[07] Processor L,M/POWER
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 7 of 81


5 4 3 2 1

B - 8 Processor 6/7
Schematic Diagrams

Processor 7/7
5 4 3 2 1

VCCGT
U44G ? ? ? U44H ? ? ? VCCGT

A10
U44F ? ? ?
AK4
AW5
AY12 VSS_163 VSS_244
BJ15
BJ18
BN4
BN7 VSS_325 VSS_409
F15
F17
55A AT14
U44K ? ? ?
BD35
A12 VSS_1 VSS_82 AL10 AY33 VSS_164 VSS_245 BJ22 BP12 VSS_326 VSS_410 F19 AT31 VCCGT1 VCCGT80 BD36
A16 VSS_2 VSS_83 AL12 AY34 VSS_165 VSS_246 BJ25 BP14 VSS_327 VSS_411 F2 AT32 VCCGT2 VCCGT81 BE31
A18 VSS_3 VSS_84 AL14 B9 VSS_166 VSS_247 BJ29 BP18 VSS_328 VSS_412 F21 AT33 VCCGT3 VCCGT82 BE32
A20 VSS_4 VSS_85 AL33 BA10 VSS_167 VSS_248 BJ30 BP21 VSS_329 VSS_413 F23 AT34 VCCGT4 VCCGT83 BE33
A22 VSS_5 VSS_86 AL34 BA11 VSS_168 VSS_249 BJ31 BP24 VSS_330 VSS_414 F25 AT35 VCCGT5 VCCGT84 BE34
A24 VSS_6 VSS_87 AL4 BA12 VSS_169 VSS_250 BJ32 BP25 VSS_331 VSS_415 F27 AT36 VCCGT6 VCCGT85 BE35
A26 VSS_7 VSS_88 AL7 BA37 VSS_170 VSS_251 BJ33 BP26 VSS_332 VSS_416 F29 AT37 VCCGT7 VCCGT86 BE36
A28 VSS_8 VSS_89 AL8 BA38 VSS_171 VSS_252 BJ34 BP29 VSS_333 VSS_417 F3 AT38 VCCGT8 VCCGT87 BE37
A30 VSS_9 VSS_90 AL9 BA6 VSS_172 VSS_253 BJ35 BP33 VSS_334 VSS_418 F31 AU14 VCCGT9 VCCGT88 BE38
A6 VSS_10 VSS_91 AM1 BA7 VSS_173 VSS_254 BJ36 BP34 VSS_335 VSS_419 F36 AU29 VCCGT10 VCCGT89 BF13
D D
A9 VSS_11 VSS_92 AM12 BA8 VSS_174 VSS_255 BK13 BP7 VSS_336 VSS_420 F4 AU30 VCCGT11 VCCGT90 BF14
AA12 VSS_12 VSS_93 AM2 BA9 VSS_175 VSS_256 BK14 BR12 VSS_337 VSS_421 F5 AU31 VCCGT12 VCCGT91 BF29
AA29 VSS_13 VSS_94 AM3 BB1 VSS_176 VSS_257 BK15 BR14 VSS_338 VSS_422 F8 AU32 VCCGT13 VCCGT92 BF30
AA30 VSS_14 VSS_95 AM37 BB12 VSS_177 VSS_258 BK18 BR18 VSS_339 VSS_423 F9 AU35 VCCGT14 VCCGT93 BF31
AB33 VSS_15 VSS_96 AM38 BB2 VSS_178 VSS_259 BK22 BR21 VSS_340 VSS_424 G10 AU36 VCCGT15 VCCGT94 BF32
AB34 VSS_16 VSS_97 AM4 BB29 VSS_179 VSS_260 BK25 BR24 VSS_341 VSS_425 G12 AU37 VCCGT16 VCCGT95 BF35
AB6 VSS_17 VSS_98 AM5 BB3 VSS_180 VSS_261 BK29 BR25 VSS_342 VSS_426 G14 AU38 VCCGT17 VCCGT96 BF36
AC1 VSS_18 VSS_99 AN12 BB30 VSS_181 VSS_262 BK6 BR26 VSS_343 VSS_427 G16 AV29 VCCGT18 VCCGT97 BF37
AC12 VSS_19 VSS_100 AN29 BB4 VSS_182 VSS_263 BL13 BR29 VSS_344 VSS_428 G18 AV30 VCCGT19 VCCGT98 BF38
AC2 VSS_20 VSS_101 AN30 BB5 VSS_183 VSS_264 BL14 BR34 VSS_345 VSS_429 G20 AV31 VCCGT20 VCCGT99 BG29
AC3 VSS_21 VSS_102 AN5 BB6 VSS_184 VSS_265 BL18 BR36 VSS_346 VSS_430 G22 AV32 VCCGT21 VCCGT100 BG30
AC37 VSS_22 VSS_103 AN6 BC12 VSS_185 VSS_266 BL19 BR7 VSS_347 VSS_431 G23 AV33 VCCGT22 VCCGT101 BG31
AC38 VSS_23 VSS_104 AP10 BC13 VSS_186 VSS_267 BL20 BT12 VSS_348 VSS_432 G24 AV34 VCCGT23 VCCGT102 BG32

B.Schematic Diagrams
AC4 VSS_24 VSS_105 AP11 BC14 VSS_187 VSS_268 BL21 BT14 VSS_349 VSS_433 G26 AV35 VCCGT24 VCCGT103 BG33
AC5 VSS_25 VSS_106 AP12 BC33 VSS_188 VSS_269 BL22 BT18 VSS_350 VSS_434 G28 AV36 VCCGT25 VCCGT104 BG34
AC6 VSS_26 VSS_107 AP33 BC34 VSS_189 VSS_270 BL29 BT21 VSS_351 VSS_435 G4 AW14 VCCGT26 VCCGT105 BG35
AD10 VSS_27 VSS_108 AP34 BC6 VSS_190 VSS_271 BL33 BT24 VSS_352 VSS_436 G5 AW31 VCCGT27 VCCGT106 BG36
AD11 VSS_28 VSS_109 AP8 BD10 VSS_191 VSS_272 BL35 BT26 VSS_353 VSS_437 G6 AW32 VCCGT28 VCCGT107 BH33
AD12 VSS_29 VSS_110 AP9 BD11 VSS_192 VSS_273 BL38 BT29 VSS_354 VSS_438 G8 AW33 VCCGT29 VCCGT108 BH34
AD29 VSS_30 VSS_111 AR1 BD12 VSS_193 VSS_274 BL6 BT32 VSS_355 VSS_439 G9 AW34 VCCGT30 VCCGT109 BH35

Sheet 8 of 81
AD30 VSS_31 VSS_112 AR13 BD37 VSS_194 VSS_275 BM11 BT5 VSS_356 VSS_440 H11 AW35 VCCGT31 VCCGT110 BH36
AD6 VSS_32 VSS_113 AR14 BD6 VSS_195 VSS_276 BM12 C11 VSS_357 VSS_441 H12 AW36 VCCGT32 VCCGT111 BH37
AD8 VSS_33 VSS_114 AR2 BD7 VSS_196 VSS_277 BM13 C13 VSS_358 VSS_442 H18 AW37 VCCGT33 VCCGT112 BH38
AD9 VSS_34 VSS_115 AR29 BD8 VSS_197 VSS_278 BM14 C15 VSS_359 VSS_443 H22 AW38 VCCGT34 VCCGT113 BJ16

Processor 7/7
AE33 VSS_35 VSS_116 AR3 BD9 VSS_198 VSS_279 BM18 C17 VSS_360 VSS_444 H25 AY29 VCCGT35 VCCGT114 BJ17
AE34 VSS_36 VSS_117 AR30 BE1 VSS_199 VSS_280 BM2 C19 VSS_361 VSS_445 H32 AY30 VCCGT36 VCCGT115 BJ19
AE6 VSS_37 VSS_118 AR31 BE2 VSS_200 VSS_281 BM21 C21 VSS_362 VSS_446 H35 AY31 VCCGT37 VCCGT116 BJ20
AF1 VSS_38 VSS_119 AR32 BE29 VSS_201 VSS_282 BM22 C23 VSS_363 VSS_447 J10 AY32 VCCGT38 VCCGT117 BJ21
C AF12 VSS_39 VSS_120 AR33 BE3 VSS_202 VSS_283 BM23 C25 VSS_364 VSS_448 J18 AY35 VCCGT39 VCCGT118 BJ23 C
AF13 VSS_40 VSS_121 AR34 BE30 VSS_203 VSS_284 BM24 C27 VSS_365 VSS_449 J22 AY36 VCCGT40 VCCGT119 BJ24
AF14 VSS_41 VSS_122 AR35 BE4 VSS_204 VSS_285 BM25 C29 VSS_366 VSS_450 J25 AY37 VCCGT41 VCCGT120 BJ26
AF2 VSS_42 VSS_123 AR36 BE5 VSS_205 VSS_286 BM26 C31 VSS_367 VSS_451 J32 AY38 VCCGT42 VCCGT121 BJ27
AF3 VSS_43 VSS_124 AR37 BE6 VSS_206 VSS_287 BM27 C37 VSS_368 VSS_452 J33 BA13 VCCGT43 VCCGT122 BJ37
AF4 VSS_44 VSS_125 AR38 BF12 VSS_207 VSS_288 BM28 C5 VSS_369 VSS_453 J36 BA14 VCCGT44 VCCGT123 BJ38

Vinafix.com
AG10 VSS_45 VSS_126 AR4 BF33 VSS_208 VSS_289 BM29 C8 VSS_370 VSS_454 J4 BA29 VCCGT45 VCCGT124 BK16
AG11 VSS_46 VSS_127 AR5 BF34 VSS_209 VSS_290 BM3 C9 VSS_371 VSS_455 J7 BA30 VCCGT46 VCCGT125 BK17
AG13 VSS_47 VSS_128 AT29 BF6 VSS_210 VSS_291 BM33 D10 VSS_372 VSS_456 K1 BA31 VCCGT47 VCCGT126 BK19
AG29 VSS_48 VSS_129 AT30 BG12 VSS_211 VSS_292 BM35 D12 VSS_373 VSS_457 K10 BA32 VCCGT48 VCCGT127 BK20
AG30 VSS_49 VSS_130 AT6 BG13 VSS_212 VSS_293 BM38 D14 VSS_374 VSS_458 K11 BA33 VCCGT49 VCCGT128 BK21
AG6 VSS_50 VSS_131 AU10 BG14 VSS_213 VSS_294 BM5 D16 VSS_375 VSS_459 K2 BA34 VCCGT50 VCCGT129 BK23
AG7 VSS_51 VSS_132 AU11 BG37 VSS_214 VSS_295 BM6 D18 VSS_376 VSS_460 K3 BA35 VCCGT51 VCCGT130 BK24
AG8 VSS_52 VSS_133 AU12 BG38 VSS_215 VSS_296 BM7 D20 VSS_377 VSS_461 K38 BA36 VCCGT52 VCCGT131 BK26
AH12 VSS_53 VSS_134 AU33 BG6 VSS_216 VSS_297 BM8 D22 VSS_378 VSS_462 K4 BB13 VCCGT53 VCCGT132 BK27
AH33 VSS_54 VSS_135 AU34 BH1 VSS_217 VSS_298 BM9 D24 VSS_379 VSS_463 K5 BB14 VCCGT54 VCCGT133 BL15
AH34 VSS_55 VSS_136 AU6 BH10 VSS_218 VSS_299 BN12 D26 VSS_380 VSS_464 K7 BB31 VCCGT55 VCCGT134 BL16
AH35 VSS_56 VSS_137 AU7 BH11 VSS_219 VSS_300 BN14 D28 VSS_381 VSS_465 K8 BB32 VCCGT56 VCCGT135 BL17
AH36 VSS_57 VSS_138 AU8 BH12 VSS_220 VSS_301 BN18 D3 VSS_382 VSS_466 K9 BB33 VCCGT57 VCCGT136 BL23
AH6 VSS_58 VSS_139 AU9 BH14 VSS_221 VSS_302 BN19 D30 VSS_383 VSS_467 L29 BB34 VCCGT58 VCCGT137 BL24
AJ1 VSS_59 VSS_140 AV37 BH2 VSS_222 VSS_303 BN2 D33 VSS_384 VSS_468 L30 BB35 VCCGT59 VCCGT138 BL25
AJ13 VSS_60 VSS_141 AV38 BH3 VSS_223 VSS_304 BN20 D6 VSS_385 VSS_469 L33 BB36 VCCGT60 VCCGT139 BL26
AJ2 VSS_61 VSS_142 AW1 BH4 VSS_224 VSS_305 BN21 D9 VSS_386 VSS_470 L34 BB37 VCCGT61 VCCGT140 BL27
AJ3 VSS_62 VSS_143 AW12 BH5 VSS_225 VSS_306 BN24 E34 VSS_387 VSS_471 M12 BB38 VCCGT62 VCCGT141 BL28
AJ37 VSS_63 VSS_144 AW2 BH6 VSS_226 VSS_307 BN29 E35 VSS_388 VSS_472 M13 BC29 VCCGT63 VCCGT142 BL36
AJ38 VSS_64 VSS_145 AW29 BH7 VSS_227 VSS_308 BN30 E38 VSS_389 VSS_473 N10 BC30 VCCGT64 VCCGT143 BL37
AJ4 VSS_65 VSS_146 AW3 BH8 VSS_228 VSS_309 BN31 E4 VSS_390 VSS_474 N11 BC31 VCCGT65 VCCGT144 BM15
AJ5 VSS_66 VSS_147 AW30 BH9 VSS_229 VSS_310 BN34 E9 VSS_391 VSS_475 N12 BC32 VCCGT66 VCCGT145 BM16
AJ6 VSS_67 VSS_148 AW4 T2 VSS_230 VSS_311 P38 N3 VSS_392 VSS_476 N2 BC35 VCCGT67 VCCGT146 BM17
B W4 VSS_68 VSS_149 U6 T3 VSS_231 VSS_312 P6 N33 VSS_393 VSS_477 BT8 BC36 VCCGT68 VCCGT147 BM36 B
W5 VSS_69 VSS_150 V12 T33 VSS_232 VSS_313 R12 N34 VSS_394 VSS_478 BR9 BC37 VCCGT69 VCCGT148 BM37
Y10 VSS_70 VSS_151 V29 T34 VSS_233 VSS_314 R29 N4 VSS_395 VSS_479 BC38 VCCGT70 VCCGT149 BN15
Y11 VSS_71 VSS_152 V30 T4 VSS_234 VSS_315 AY14 N5 VSS_396 A3 BD13 VCCGT71 VCCGT150 BN16
Y13 VSS_72 VSS_153 A14 T5 VSS_235 VSS_316 BD38 N6 VSS_397 VSS_A3 A34 BD14 VCCGT72 VCCGT151 BN17
Y14 VSS_73 VSS_154 AD7 T7 VSS_236 VSS_317 R30 N7 VSS_398 VSS_A34 A4 BD29 VCCGT73 VCCGT152 BN36
Y37 VSS_74 VSS_155 V6 T8 VSS_237 VSS_318 T1 N8 VSS_399 VSS_A4 B3 BD30 VCCGT74 VCCGT153 BN37
Y38 VSS_75 VSS_156 W1 T9 VSS_238 VSS_319 T10 N9 VSS_400 VSS_B3 B37 BD31 VCCGT75 VCCGT154 BN38
Y7 VSS_76 VSS_157 W12 U37 VSS_239 VSS_320 T11 P12 VSS_401 VSS_B37 BR38 BD32 VCCGT76 VCCGT155 BP15
Y8 VSS_77 VSS_158 W2 U38 VSS_240 VSS_321 T12 P37 VSS_402 VSS_BR38 BT3 BD33 VCCGT77 VCCGT156 BP16
Y9 VSS_78 VSS_159 W3 BJ12 VSS_241 VSS_322 T13 M14 VSS_403 VSS_BT3 BT35 BD34 VCCGT78 VCCGT157 BP17
AK29 VSS_79 VSS_160 W33 BJ14 VSS_242 VSS_323 T14 M6 VSS_404 VSS_BT35 BT36 BP37 VCCGT79 VCCGT158 BR37
AK30 VSS_80 VSS_161 W34 VSS_243 VSS_324 N1 VSS_405 VSS_BT36 BT4 BP38 VCCGT159 VCCGT164 BT15
VSS_81 VSS_162 7 OF 13 ? F11 VSS_406 VSS_BT4 C2 BR15 VCCGT160 VCCGT165 BT16
6 OF 13 ? CML_H_62_INT_IP_CRB_CFLH F13 VSS_407 VSS_C2 D38 BR16 VCCGT161 VCCGT166 BT17
CML_H_62_INT_IP_CRB_CFLH VSS_408 VSS_D38 BR17 VCCGT162 VCCGT167 BT37 CML-CPU
CML-CPU VCCGT163 VCCGT168 R664 100_04
8 OF 13 ?
CML-CPU
CML_H_62_INT_IP_CRB_CFLH
CML-CPU AH37
VSSGT_SENSE VSSGT_SENSE 65
PLACE CAP IN BOARD EDGE AH38
VCCGT_SENSE VCCGT_SENSE 65
11 OF 13 ? R663 100_04
CPU_TOP_VCCGT VCCGT
CML_H_62_INT_IP_CRB_CFLH
CML-CPU CML-CPU
VCCGT 枸䔁 VCCGT VCCGT VCCGT 1uF x 9 枸䔁
VCCGT 22uF x 6 VCCGT 10uF x 9 枸䔁
A C554 C1094 C569 C1093 C545 C368 C442 C471 C517 C516 C1096 C1095 C570 C415 C472 C443 C366 C367 C568 C1099 C566 C571 C553 C382 C1100 C546 C410 C416 C417 C409 A
22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06
*22u_4V_X6S_06

*22u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[08] CPU F,G,H,K/POWER
CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU
CML-CPU CML-CPUCML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU CML-CPU Size Document Number Rev
CML-CPU CML-CPU CML-CPU CML-CPU A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 8 of 81


5 4 3 2 1

Processor 7/7 B - 9
Schematic Diagrams

DDR4 CHA SO-DIMM_0


5 4 3 2 1

Channel A SO-DIMM 0[RAM1] J_DIMMA_1A


STD TYPE
H=4mm
VDDQ

13A163
J_DIMMA_1B
2A
258
VTT_MEM

2.5V
160 VDD19 VTT
M_A_DQ5 M_A_DQ[63:0] 4 VDD18
137 8 159
4 M_A_DIM0_CK_DDR0_DP CK0_T DQ0 M_A_DQ0 VDD17
139 7 154 259
4 M_A_DIM0_CK_DDR0_DN CK0_C DQ1 M_A_DQ2 VDD16 VPP2
138 20 153 257
4 M_A_DIM0_CK_DDR1_DP CK1_T DQ2 M_A_DQ3 VDD15 VPP1
140 21 148
4 M_A_DIM0_CK_DDR1_DN CK1_C DQ3 M_A_DQ1 VDD14
4 147
109 DQ4 3 M_A_DQ4 142 VDD13 3.3VS
4 M_A_DIM0_CKE0 CKE0 DQ5 M_A_DQ6 VDD12
110 16 141
4 M_A_DIM0_CKE1 CKE1 DQ6 M_A_DQ7 VDD11
D 17 136 255 D
149 DQ7 28 M_A_DQ8 135 VDD10 VDDSPD
PLACE THE CAP WITHIN 200 MILS FROM THE SODIMM 4 M_A_DIM0_CS0_N S0* DQ8 M_A_DQ12 VDD9
157 29 130
DDR4_DRAMRST# 4 M_A_DIM0_CS1_N S1* DQ9 M_A_DQ14 VDD8
41 129 C710 C699
10,40 DDR4_DRAMRST# DQ10 M_A_DQ11 VDD7
155 42 124
4 M_A_DIM0_ODT0 ODT0 DQ11 M_A_DQ9 VDD6
161 24 123 0.1u_6.3V_X5R_02 2.2u_6.3V_X5R_04
4 M_A_DIM0_ODT1 ODT1 DQ12 M_A_DQ13 VDD5
C731 25 118
*1000p_50V_X7R_04 115 DQ13 38 M_A_DQ10 117 VDD4 DDR4 DDR4
4 M_A_BG0 BG0 DQ14 M_A_DQ15 VDD3
113 37 112
4 M_A_BG1 BG1 DQ15 M_A_DQ17 VDD2
150 50 111
4 M_A_BA0 BA0 DQ16 M_A_DQ20 VDD1
145 49
4 M_A_BA1 BA1 DQ17 M_A_DQ23
62 GND1
DQ18 MT1
B.Schematic Diagrams

144 63 M_A_DQ18 GND2


4
M_A_A0 A0 DQ19 M_A_DQ16 MT2
133 46
4
M_A_A1 A1 DQ20 M_A_DQ21 PLACE NEAR TO PIN
132 45
4
M_A_A2 A2 DQ21 M_A_DQ19
PLACE THE CAP CLOSE TO SODIMM 131 58 251 252
4
M_A_A3 A3 DQ22 M_A_DQ22 VSS VSS
128 59 247 248
DDR_VREFCA_CHA_DIMM 4
M_A_A4 A4 DQ23 M_A_DQ25 VSS VSS
126 70 243 244
4
M_A_A5 A5 DQ24 M_A_DQ28 VSS VSS
127 71 239 238
4
M_A_A6 A6 DQ25 M_A_DQ30 VSS VSS
122 83 235 234
4
M_A_A7 A7 DQ26 M_A_DQ31 VSS VSS
125 84 231 230

Sheet 9 of 81
4
M_A_A8 A8 DQ27 M_A_DQ24 VSS VSS
C737 121 66 227 226
C716 4
M_A_A9 A9 DQ28 M_A_DQ29 VSS VSS
146 67 223 222
4 M_A_A10 A10_AP DQ29 M_A_DQ27 VSS VSS
0.1u_6.3V_X5R_02 *2.2u_6.3V_X5R_04 120 79 217 218
4 M_A_A11 A11 DQ30 M_A_DQ26 VSS VSS
DDR4 DDR4 119 80 213 214

DDR4 CHA SO-


4 M_A_A12 A12 DQ31 M_A_DQ32 VSS VSS
158 174 209 210
4 M_A_A13 A13 DQ32 M_A_DQ37 VSS VSS
151 173 205 206
VDDQ 4 M_A_A14_W E_N A14_WE* DQ33 M_A_DQ39 VSS VSS
156 187 201 202
4 M_A_A15_CAS_N A15_CAS* DQ34 M_A_DQ34 VSS VSS
152 186 197 196

DIMM_0
4 M_A_A16_RAS_N A16_RAS* DQ35 M_A_DQ36 VSS VSS
C 170 193 192 C
DQ36 169 M_A_DQ33 189 VSS VSS 188
R261 114 DQ37 183 M_A_DQ38 185 VSS VSS 184
4 M_A_ACT_N ACT* DQ38 M_A_DQ35 VSS VSS
182 181 180
240_1%_04 143 DQ39 195 M_A_DQ41 175 VSS VSS 176
4 DDR0_A_PARITY PARITY DQ40 M_A_DQ45 VSS VSS
DDR4 116 194 171 172

Vinafix.com
4 DDR0_A_ALERT_N ALERT* DQ41 M_A_DQ46 VSS VSS
134 207 167 168
39 DIMM0_CHA_EVENT_N DDR4_DRAMRST# EVENT* DQ42 M_A_DQ42 VSS VSS
108 208 107 106
RESET* DQ43 191 M_A_DQ44 103 VSS VSS 102
DDR_VREFCA_CHA_DIMM 164 DQ44 190 M_A_DQ40 99 VSS VSS 98
VREFCA DQ45 203 M_A_DQ43 93 VSS VSS 94
254 DQ46 204 M_A_DQ47 89 VSS VSS 90
2.5V CHA_DIMM0=000 10,40 SMB_DATA_R
253 SDA DQ47 216 M_A_DQ49 85 VSS VSS 86
10,40 SMB_CLK_R SCL DQ48 VSS VSS
CHA_DIMM1=001 DQ49
215 M_A_DQ52 81
VSS VSS
82
CHB_DIMM0=010 000 166
SA2 DQ50
228 M_A_DQ55 77
VSS VSS
78
260 229 M_A_DQ51 73 72
SA1 DQ51 M_A_DQ50 VSS VSS
C717 C711 CHB_DIMM1=011 256
SA0 DQ52
211
212 M_A_DQ48
69
65 VSS VSS
68
64
10u_6.3V_X5R_06 *1u_6.3V_X5R_02 DQ53 224 M_A_DQ53 61 VSS VSS 60
DQ54 225 M_A_DQ54 57 VSS VSS 56
DDR4 DDR4 92 DQ55 237 M_A_DQ61 51 VSS VSS 52
91 CB0_NC DQ56 236 M_A_DQ60 47 VSS VSS 48
101 CB1_NC DQ57 249 M_A_DQ58 43 VSS VSS 44
VTT_MEM 105 CB2_NC DQ58 250 M_A_DQ63 39 VSS VSS 40
88 CB3_NC DQ59 232 M_A_DQ56 35 VSS VSS 36
87 CB4_NC DQ60 233 M_A_DQ57 31 VSS VSS 30
100 CB5_NC DQ61 245 M_A_DQ62 27 VSS VSS 26
C739 C738 104 CB6_NC DQ62 246 M_A_DQ59 23 VSS VSS 22
CB7_NC DQ63 19 VSS VSS 18
B M_A_DQS0 M_A_DQS[3:0] 4 VSS VSS B
10u_6.3V_X5R_06 *1u_6.3V_X5R_02 VDDQ 12 13 15 14
33 DM0*/DBI0* DQS0_T 34 M_A_DQS1 9 VSS VSS 10
DDR4 DDR4 54 DM1*/DBI1* DQS1_T 55 M_A_DQS2 5 VSS VSS 6
75 DM2*/DBI2* DQS2_T 76 M_A_DQS3 1 VSS VSS 2
DM3*/DBI3* DQS3_T M_A_DQS4 M_A_DQS[7:4] 4 VSS VSS
178 179
199 DM4*/DBI4* DQS4_T 200 M_A_DQS5
220 DM5*/DBI5* DQS5_T 221 M_A_DQS6
241 DM6*/DBI6* DQS6_T 242 M_A_DQS7 D4AS0-26001-1P40
96 DM7*/DBI7* DQS7_T 97
DM8*/DBI8* DQS8_T DDR4
M_A_DQS#0 M_A_DQS#[3:0] 4 VDDQ
11
DQS0_C 32 M_A_DQS#1
DQS1_C 53 M_A_DQS#2
VDDQ 10uF x 7 DQS2_C
DQS3_C
74 M_A_DQS#3
M_A_DQS#[7:4] 4
177 M_A_DQS#4
VDDQ 1uF x 5 DQS4_C 198 M_A_DQS#5 R242

VDDQ
DQS5_C
DQS6_C
219
240
M_A_DQS#6
M_A_DQS#7
C758
1K_1%_04
月DIMM䪗㒢㓦
DQS7_C 95 10u_6.3V_X5R_06 DDR4
162 DQS8_C DDR_VREFCA_CHA_DIMM
165 S2*/C0 DDR4
C734 C757 C686 C706 C707 C761 C759 S3*/C1 C736
R241
10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06
D4AS0-26001-1P40 0.1u_6.3V_X5R_02
DDR4 1K_1%_04
DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR4
VDDQ 6-86-24260-002
R262 2_1%_04
A 4 DIMM_CA_CPU_VREF_A A

C709 C735 C732 C692 C733 C760 DDR4

1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 0.022u_25V_X7R_04


DDR4
DDR4 DDR4 DDR4 DDR4 DDR4
R276
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
24.9_1%_04 Title
DDR4 [09] DDR4 CHA SO-DIMM_0
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 9 of 81


5 4 3 2 1

B - 10 DDR4 CHA SO-DIMM_0


Schematic Diagrams

DDR4 CHB SO-DIMM_0


5 4 3 2 1

Channel B SO-DIMM 0[RAM2] RSV TYPE


H=4mm
VDDQ
13A
163
J_DIMMB_1B
2A
258
VTT_MEM

160 VDD19 VTT 2.5V


J_DIMMB_1A 159 VDD18
154 VDD17 259
M_B_DQ0 M_B_DQ[63:0] 4 VDD16 VPP2
137 8 153 257
4 M_B_DIM0_CK_DDR0_DP CK0_T DQ0 M_B_DQ5 VDD15 VPP1
139 7 148
4 M_B_DIM0_CK_DDR0_DN CK0_C DQ1 M_B_DQ7 VDD14
138 20 147
4 M_B_DIM0_CK_DDR1_DP CK1_T DQ2 M_B_DQ3 VDD13 3.3VS
140 21 142
4 M_B_DIM0_CK_DDR1_DN CK1_C DQ3 M_B_DQ4 VDD12
D 4 141 D
109 DQ4 3 M_B_DQ2 136 VDD11 255
4 M_B_DIM0_CKE0 CKE0 DQ5 M_B_DQ1 VDD10 VDDSPD
110 16 135
4 M_B_DIM0_CKE1 CKE1 DQ6 M_B_DQ6 VDD9
17 130
149 DQ7 28 M_B_DQ9 129 VDD8 C700 C651
4 M_B_DIM0_CS0_N S0* DQ8 M_B_DQ14 VDD7
157 29 124
4 M_B_DIM0_CS1_N S1* DQ9 M_B_DQ13 VDD6
41 123 0.1u_6.3V_X5R_02 2.2u_6.3V_X5R_04
155 DQ10 42 M_B_DQ15 118 VDD5
4 M_B_DIM0_ODT0 ODT0 DQ11 M_B_DQ8 VDD4
161 24 117 DDR4 DDR4
4 M_B_DIM0_ODT1 ODT1 DQ12 M_B_DQ10 VDD3
25 112
PLACE THE CAP WITHIN 200 MILS FROM THE SODIMM 115 DQ13 38 M_B_DQ11 111 VDD2
DDR4_DRAMRST# 4 M_B_BG0 BG0 DQ14 M_B_DQ12 VDD1
113 37
9,40 DDR4_DRAMRST# 4 M_B_BG1 BG1 DQ15 M_B_DQ16
150 50 GND1
4 M_B_BA0 BA0 DQ16 M_B_DQ18 MT1
145 49 GND2
4 M_B_BA1 BA1 DQ17 M_B_DQ21 MT2
C689 62 PLACE NEAR TO PIN
*1000p_50V_X7R_04 144 DQ18 63 M_B_DQ19
4
M_B_A0 A0 DQ19 M_B_DQ17
133 46 251 252
4
M_B_A1 A1 DQ20 M_B_DQ22 VSS VSS
132 45 247 248
4
M_B_A2 A2 DQ21 VSS VSS

B.Schematic Diagrams
EMI枸䔁 131 58 M_B_DQ23 243 244
4
M_B_A3 A3 DQ22 M_B_DQ20 VSS VSS
128 59 239 238
4
M_B_A4 A4 DQ23 M_B_DQ25 VSS VSS
126 70 235 234
4
M_B_A5 A5 DQ24 M_B_DQ31 VSS VSS
127 71 231 230
4
M_B_A6 A6 DQ25 M_B_DQ24 VSS VSS
122 83 227 226
4
M_B_A7 A7 DQ26 M_B_DQ29 VSS VSS
125 84 223 222
4
M_B_A8 A8 DQ27 M_B_DQ28 VSS VSS
121 66 217 218
PLACE THE CAP CLOSE TO SODIMM 4
M_B_A9 A9 DQ28 M_B_DQ27 VSS VSS
146 67 213 214

Sheet 10 of 81
DDR_VREFCA_CHB_DIMM 4 M_B_A10 A10_AP DQ29 M_B_DQ30 VSS VSS
120 79 209 210
4 M_B_A11 A11 DQ30 M_B_DQ26 VSS VSS
119 80 205 206
VDDQ 4 M_B_A12 A12 DQ31 M_B_DQ39 VSS VSS
158 174 201 202
4 M_B_A13 A13 DQ32 M_B_DQ35 VSS VSS

DDR4 CHB SO-


C C695 C696 151 173 197 196 C
4 M_B_A14_W E_N A14_WE* DQ33 M_B_DQ32 VSS VSS
156 187 193 192
4 M_B_A15_CAS_N A15_CAS* DQ34 M_B_DQ37 VSS VSS
0.1u_6.3V_X5R_02 *2.2u_6.3V_X5R_04 152 186 189 188
4 M_B_A16_RAS_N A16_RAS* DQ35 M_B_DQ34 VSS VSS
R228 170 185 184
DQ36 VSS VSS

DIMM_0
DDR4 DDR4 169 M_B_DQ38 181 180
240_1%_04 DQ37 M_B_DQ33 VSS VSS
114 183 175 176
4 M_B_ACT# ACT* DQ38 M_B_DQ36 VSS VSS
182 171 172
DDR4 143 DQ39 195 M_B_DQ41 167 VSS VSS 168
4 DDR1_B_PARITY PARITY DQ40 M_B_DQ45 VSS VSS
116 194 107 106
4 DDR1_B_ALERT# ALERT* DQ41 M_B_DQ46 VSS VSS
134 207 103 102
39 DIMM1_CHA_EVENT# DDR4_DRAMRST# EVENT* DQ42 M_B_DQ43 VSS VSS
108 208 99 98

Vinafix.com
RESET* DQ43 191 M_B_DQ40 93 VSS VSS 94
DDR_VREFCA_CHB_DIMM 164 DQ44 190 M_B_DQ44 89 VSS VSS 90
VREFCA DQ45 203 M_B_DQ42 85 VSS VSS 86
2.5V 254 DQ46 204 M_B_DQ47 81 VSS VSS 82
9,40 SMB_DATA_R SDA DQ47 M_B_DQ55 VSS VSS
253 216 77 78
9,40 SMB_CLK_R SCL DQ48 M_B_DQ48 VSS VSS
215 73 72
010 166 DQ49 228 M_B_DQ49 69 VSS VSS 68
C652 C663 260 SA2 DQ50 229 M_B_DQ51 65 VSS VSS 64
3.3VS SA1 DQ51 VSS VSS
256 211 M_B_DQ52 61 60
10u_6.3V_X5R_06 1u_6.3V_X5R_02 SA0 DQ52 212 M_B_DQ54 57 VSS VSS 56
DQ53 224 M_B_DQ53 51 VSS VSS 52
DDR4 DDR4
CHA_DIMM0=000 DQ54 225 M_B_DQ50 47 VSS VSS 48
CHA_DIMM1=001 92 DQ55 237 M_B_DQ61 43 VSS VSS 44
91 CB0_NC DQ56 236 M_B_DQ62 39 VSS VSS 40
VTT_MEM CHB_DIMM0=010 101 CB1_NC DQ57 249 M_B_DQ60 35 VSS VSS 36
CB2_NC DQ58 M_B_DQ58 VSS VSS
CHB_DIMM1=011 105
88 CB3_NC DQ59
250
232 M_B_DQ59
31
27 VSS VSS
30
26
87 CB4_NC DQ60 233 M_B_DQ57 23 VSS VSS 22
B C678 C677 100 CB5_NC DQ61 245 M_B_DQ56 19 VSS VSS 18 B
104 CB6_NC DQ62 246 M_B_DQ63 15 VSS VSS 14
10u_6.3V_X5R_06 1u_6.3V_X5R_02 CB7_NC DQ63 9 VSS VSS 10
M_B_DQS0 M_B_DQS[3:0] 4 VSS VSS
VDDQ 12 13 5 6
DDR4 DDR4 33 DM0*/DBI0* DQS0_T 34 M_B_DQS1 1 VSS VSS 2
54 DM1*/DBI1* DQS1_T 55 M_B_DQS2 VSS VSS
75 DM2*/DBI2* DQS2_T 76 M_B_DQS3
DM3*/DBI3* DQS3_T M_B_DQS4 M_B_DQS[7:4] 4
178 179
199 DM4*/DBI4* DQS4_T 200 M_B_DQS5 D4AR0-26001-1P40
VDDQ 10uF x 7 220 DM5*/DBI5*
DM6*/DBI6*
DQS5_T
DQS6_T
221 M_B_DQS6 DDR4
241 242 M_B_DQS7
VDDQ VDDQ 1uF x 5 96 DM7*/DBI7*
DM8*/DBI8*
DQS7_T
DQS8_T
97 VDDQ

M_B_DQS#0 M_B_DQS#[3:0] 4
11
DQS0_C 32 M_B_DQS#1
C676 C688 C649 C687 C675 C661 C708 DQS1_C 53 M_B_DQS#2 C648
DQS2_C 74 M_B_DQS#3 R215
10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 DQS3_C M_B_DQS#4 M_B_DQS#[7:4] 4
177 10u_6.3V_X5R_06
DQS4_C M_B_DQS#5 1K_1%_04
198
DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DQS5_C 219 M_B_DQS#6 DDR4 DDR4
DQS6_C 240 M_B_DQS#7

162
DQS7_C
DQS8_C
95
C693
月DIMM䪗㒢㓦
VDDQ 165 S2*/C0
S3*/C1 0.1u_6.3V_X5R_02 R214 DDR_VREFCA_CHB_DIMM
1K_1%_04
D4AR0-26001-1P40 DDR4 C694
C647 C650 C662 C690 C698 C691 DDR4 DDR4
A *0.1u_10V_X5R_02 A
1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 6-86-24260-000 R216 2_1%_04
4 DIMM_DQ_CPU_VREF_B
DDR4 DDR4
DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 C697

0.022u_25V_X7R_04

DDR4
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
R217 Title
24.9_1%_04
[10] DDR4 CHB SO-DIMM_0
Size Document Number Rev
DDR4 A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 10 of 81


5 4 3 2 1

DDR4 CHB SO-DIMM_0 B - 11


Schematic Diagrams

Panel, Inverter
5 4 3 2 1

PANEL CONNECTOR (For coaxial cable) PLVDD


PANEL POWER (VLED)
PLVDD 3.3VS
Default short
PJ4

R233 10K_04 FRAME_LOCK#_R R867 *100K_04 DP_AUX#_C


2A 2
OPEN_2A
1
OPTION_W / NVSR C744
1V8_AON R859 *100K_04 DP_AUX_C VIN VLED
1u_6.3V_X5R_02 J_LCD1 Q13
1 *MTP3403N3 >120 mil
R198 4.7K_04 I2CB_SDA_DDS eDP-PANEL 2 1 S D
3 2
R197 4.7K_04 I2CB_SCL_DDS 4 3 C646 3.3V
D D
5 4 *0.22u_25V_X7R_06 eDP-PANEL

G
FRAME_LOCK#_R 6 5 C638
7 6 R192
C1271 0.1u_10V_X5R_04 DP_TXN0_C 8 7 R202 *4.7K_06
36 DP_TXN0 eDP-PANEL
eDP-PANEL C1270 0.1u_10V_X5R_04 DP_TXP0_C 9 8 *0.1u_50V_X5R_04 R183 eDP-PANEL
36 DP_TXP0 9
eDP-PANEL 10 eDP-PANEL *150K_1%_04 *10K_04 eDP-PANEL
10

6
eDP-PANEL C1262 0.1u_10V_X5R_04 DP_TXN1_C 11 R176 eDP-PANEL R184 eDP-PANEL D
36 DP_TXN1 DP_TXP1_C 11
eDP-PANEL C1261 0.1u_10V_X5R_04 12 *100K_04 *19.1K_1%_04 Q15A
36 DP_TXP1 12
eDP-PANEL 13 2G *MTDK5S6R
eDP-PANEL C1260 0.1u_10V_X5R_04 DP_TXN2_C 14 13 GND1 eDP-PANEL S

D
36 DP_TXN2

1
eDP-PANEL C1250 0.1u_10V_X5R_04 DP_TXP2_C 15 14 GND1 GND2 NB_ENAVDD
36 DP_TXP2 eDP-PANEL
eDP-PANEL 16 15 GND2 GND3 R193 *0_04 Q14 eDP-PANEL
DP_TXN3_C 16 GND3
B.Schematic Diagrams

eDP-PANEL C1249 0.1u_10V_X5R_04 17 GND4 SUSB# eDP-PANEL G *UK3018 2.5V drive


36 DP_TXN3 DP_TXP3_C 17 GND4 40,45,48,59,60,64 SUSB#
eDP-PANEL C1240 0.1u_10V_X5R_04 18 GND5 R194 *0_04
36 DP_TXP3

S
18 GND5
eDP-PANEL
eDP-PANEL C1239 0.1u_10V_X5R_04 DP_AUX#_C
19
20 19 枸䔁 婧㔜POWER SEQUENCE eDP-PANEL
36 SW 1_EDP_AUXN DP_AUX_C 20
36 SW 1_EDP_AUXP C1230 0.1u_10V_X5R_04 21
21

3
R204 0_04 I2CB_SCL_DDS_R 22 D
33 I2CB_SCL_DDS I2CB_SDA_DDS_R 22
R205 0_04 23 Q15B
33 I2CB_SDA_DDS BRIGHTNESS_R
INV_BLON
24
25
23
24
PANEL POWER (PLVDD) 5G
S
*MTDK5S6R

Sheet 11 of 81

4
L7 HPD_L 26 25 eDP-PANEL
HCB1608KF-121T30 27 26
VLED . 2A 28
29
27
28
3.3VS
C745 eDP-PANEL

Panel, Inverter 30 29 U10 G5016


eDP-PANEL
C667 C666 30 0.1u_6.3V_X5R_02
lvdfh-03008-tp00+ 1 6
C 0.1u_50V_X5R_04 *0.01u_50V_X7R_04 eDP-PANEL 2 IN1 IN2 7 C
eDP-PANEL IN1 IN2
eDP-PANEL eDP-PANEL PLVDD 3A 13
14 OUT1 OUT2
8
9
PLVDD

C742 C722 OUT1 OUT2


S D R234 0_04 FRAME_LOCK#_R R263 PLVDD_CT1 12 10 PLVDD_CT1
33 GPIO5_FRAME_LOCK#_3V3 CT1 CT2
eDP-PANEL *0.1u_6.3V_X5R_02 10u_6.3V_X5R_06

Vinafix.com

VBIAS
Q12 *53.6K_1%_04 C743

GND

GND
EN1

EN2
GPIO11_LCD_VDD_PW REN_3V3 2SK3018S3 eDP-PANEL eDP-PANEL

G
OPTION_W / NVSR eDP-PANEL 1000p_50V_X7R_04
eDP-PANEL PLVDD
need to double confirm

15

11
3

5
PANEL BRIGHTNESS C723

NB_ENAVDD_PLVDD
NB_ENAVDD_PLVDD
5V
R712 0_04 R231
11,39 NB_ENAVDD 3.3VS
3.3VS 1u_6.3V_X5R_02
eDP-PANEL 100_04
U50 3.3VS
1 8 FROM EC (GPJ6) eDP-PANEL
B0 VCC
FROM PCH (GPP_F21) HIGH=PLVDD ENABLE

5
2 7 MUX_INV_PW M R152 0_04 BRIGHTNESS_R D02 ver change to 100K R232
11,39 EDP_BRIGHTNESS B1 A eDP-PANEL
LOW=PLVDD DISABLE 1 2020/10/13 100K_04
41,51 PLVDD_RST_EC

6
3 6 PW M_SW 4 D Q16A
33 VGA_BLPW M B2 S1 2 eDP-PANEL MTDK5S6R
FROM dGPU (GPIO7) 4 5 3.3VS 2G
GND S2 BL_PW M_EN_EC 41,51 S eDP-PANEL
U46 R706

1
PPEN_OR

3
FSA3357K8X FROM EC (GPJ2) S2 S1 (PWM_SW) 74AHC1G08GW
100K_04
D
Q16B
eDP-PANEL H L: B1 to A

5
FROM PCH (GPP_F19) U45 eDP-PANEL NB_ENAVDD_PLVDD 5G MTDK5S6R
B 3.3VS H H: B2 to A 11,39 NB_ENAVDD
1 S B

4
L X: 4
FROM EC (GPF3) 2 eDP-PANEL
33 GPIO11_LCD_VDD_PW REN_3V3
5

U43
HIGH=PS8331B PORT2 (dGPU)
33,41,51 MUX_CTRL_BIOS 1 FROM dGPU (GPIO11) 74LVC1G32

3
4 PW M_SW
2
33 GPIO16_DISP_MUX_PW M_CNTL_3V3
FROM dGPU (GPIO16) R713
3

74LVC1G32
eDP-PANEL 100K_04
eDP-PANEL

R858 *10K_04
PLVDD
PANEL POWER 3.3V
3.3V
BRIGHTNESS_R R857
eDP-PANEL
*0_04
eDP-PANEL
EDP_BRIGHTNESS 11,39
R153 0_04
DDS_EC_PW M 51
eDP-PANEL
R974 *100K_04 U69C HPD_L R843 1K_04
14

EDP_HPD 36
74LVC08APW U69B
14

eDP-PANEL 9 74LVC08APW eDP-PANEL


51 BKL_EN 3.3V

AC
8 BLON1 4 R844 C1220
BLON_R 10 6 BLON2
3.3VS 5 100K_04 *220p_50V_NPO_04 eDP-PANEL
eDP-PANEL BAV99 RECTIFIER
7

eDP-PANEL U69A eDP-PANEL eDP-PANEL D10


14
7

C
A
A 74LVC08APW A
5

FROM dGPU (GPIO21) U47 R994 *100K_04 eDP-PANEL 1


1 eDP-PANEL SB_BLON 3 INV_BLON 3.3VS
33 GPIO21_BLEN_3V3
4 2
2 3.3V
33,39 BLON 45 SB_BLON
C1315
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
7

FROM PCH (GPP_F20) U69D R993


14
3

74LVC1G32 74LVC08APW 0.1u_16V_X5R_02


eDP-PANEL 12 100K_04 Title
51,58,59 LID_SW #
11 LID_SW #1 eDP-PANEL eDP-PANEL [11] PANEL,INVERTER
13
5,45,51,65 ALL_SYS_PW RGD Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02
7

eDP-PANEL
Date: Monday, January 04, 2021 Sheet 11 of 81
5 4 3 2 1

B - 12 Panel, Inverter
Schematic Diagrams

Mini DP Port
5 4 3 2 1

mini-Display Port E (back) 3.3V

R20
0_04 EMI㒢㓦 D02 ver C73, C52 Change to 10u
COMMON SHIELD6 GND4 2020/10/13
SHIELD5 GND3
MDP_E_PW R
MINI-DP-PORT U1
MDP_E_PW R 5 1
PWR
VIN VOUT
20
20
D GND 19 C73 ᶵ⎗ⷞ C52 D
DP_TDB_AUX#_E 18 AUX_CHN
19
SY6288DAAC 2
18
MINI-DP-PORT 10u_6.3V_X5R_06 㚫㺷暣 GND

10u_6.3V_X5R_06
17
D_MDP_E#2J 17 LANE_2N AUX_CHP16 DP_TDB_AUX_E
16
D_MDP_E2J 15 LANE_2P 4 3
15 60 SUSB EN# OC#
GND 14
14
GND 13 uP7549UMA5-20
13
D_MDP_E#3J 12 LANE_3N PCB Footprint = M-SOT23-5
12
D_MDP_E3J 10 LANE_3P LANE_1N 11 D_MDP_E#1J MINI-DP-PORT
11

D_MDP_E1J 9
10 5VS MINI-DP-PORT
LANE_1P 9
7 GND 8
GND 8
7
G_MDPE_CEC 6 CONFIG2

G
6
G_MDPE_MODE 4 CONFIG1 LANE_0N 5 D_MDP_E#0J

B.Schematic Diagrams
5
R11 L2
4
D_MDP_E0J 3 LANE_0P S D G_DP_DHPD_E_R MDP_E_HPD_R
3 30,41 G_DP_DHPD_E

AC
1 GND HPD 2 MDP_E_HPD_R
2
Q5 1K_04 FCM1005KF-121T03 C51
1
add MOS to avoid power leakage 2SK3018S3 R34 MINI-DP-PORT D30 MINI-DP-PORT
R12 R13 2020/07/14 MINI-DP-PORT 100K_04 BAV99 RECTIFIER 220p_50V_NPO_04
MINI-DP-PORT MINI-DP-PORT

C
5.1M_04 1M_04 MINI-DP-PORT
SHIELD2 GND2

Sheet 12 of 81
MDP_E_PW R
SHIELD1 GND1
J_MDP1
MINI-DP-PORT
MINI-DP-PORT C17714-101

Mini DP Port
D32 D7
PCB Footprint = C17714-120A8-L
P/N = 6-20-42K00-210
C MINI-DP-PORT D_MDP_E0 10 1 D_MDP_E0J D_MDP_E1 6 5 D_MDP_E1J C
D_MDP_E#0 9 2 D_MDP_E#0J D_MDP_E#1 7 4 D_MDP_E#1J
8 3 8 3
D_MDP_E3 7 4 D_MDP_E3J D_MDP_E2 9 2 D_MDP_E2J
D_MDP_E#3 6 5 D_MDP_E#3J D_MDP_E#2 10 1 D_MDP_E#2J

TO DP_E
MESD0524P2 MESD0524P2
Zdiff=90Ω

Vinafix.com
Close to Display PORT MINI-DP-PORT MINI-DP-PORT

C969 0.1u_10V_X5R_04 D_MDP_E#3


30 MDP_E#3 D_MDP_E3
C963 0.1u_10V_X5R_04
30 MDP_E3
MINI-DP-PORT
MINI-DP-PORT
MDP_E_PW R

Q6B D31
C108 0.1u_10V_X5R_04 D_MDP_E#2
30 MDP_E#2 MTDK5S6R BAT54CW H
C92 0.1u_10V_X5R_04 D_MDP_E2 Q6A MINI-DP-PORT

3
30 MDP_E2 MINI-DP-PORT
MINI-DP-PORT MTDK5S6R
MINI-DP-PORT

C
MINI-DP-PORT MDP_E_PW R

5 G
G
6 1 4 3

D
D

S
C72 0.1u_10V_X5R_04 D_MDP_E#1

A
30 MDP_E#1 R40
C71 0.1u_10V_X5R_04 D_MDP_E1 100K_1%_04
30 MDP_E1
MINI-DP-PORT MINI-DP-PORT

2
MINI-DP-PORT
B C134 0.1u_10V_X5R_04 DP_TDB_AUX#_E B
30 MDP_E_AUX#_SDA
MINI-DP-PORT

C957 0.1u_10V_X5R_04 D_MDP_E#0 C123 0.1u_10V_X5R_04 DP_TDB_AUX_E


30 MDP_E#0 30 MDP_E_AUX_SCL
C958 0.1u_10V_X5R_04 D_MDP_E0 MINI-DP-PORT
30 MDP_E0 R44
MINI-DP-PORT 100K_1%_04
MINI-DP-PORT ⛐dGPU㗪DDC / 6 1 4 3
MINI-DP-PORT
ıįIJŶŠIJıŗŠřĸœŠıĵġ㓡ġıįIJŶŠIJıŗŠřĶœŠıĵ

D
D

S
5VS
ġ⤪㒢㓦⛐䅙⋨婳㓡䓐řĸœ AUX Q1B
MTDK5S6R
㗗Multiplax

G
5VS

2 G
IJIJİij Q1A

5
MTDK5S6R
PIN MINI-DP-PORT R54
MINI-DP-PORT
R45 100K_04
MINI-DP-PORT
100K_04
G_DP_E_MODE_R MINI-DP-PORT

3
6
D D

G 2 G 5 R36 10K_04 NV3V3


Q7A S MINI-DP-PORT
S Q7B

4
1
MTDK5S6R MTDK5S6R
MINI-DP-PORT MINI-DP-PORT

C
B R3 10K_04 G_MDPE_MODE
Q37 MINI-DP-PORT
MMBT3904H

E
MINI-DP-PORT
A A

ᙔ Ϻ ႝ တ DMFWP DP/
Title

Size
A3 PC50
[12] MINI DP PORT
Document Number Vinafix.com Rev
D02
6-71-PC5D0-D02
Date: Monday, January 04, 2021 Sheet 12 of 81
5 4 3 2 1

Mini DP Port B - 13
Schematic Diagrams

HDMI
5 4 3 2 1

HDMI CONNECTOR
L3 FOR NV
5VS HCB1005KF-121T20
HDMI_5VS HDMI_5VS HDMI-PORT
HDMI_HPD-E . R32 1K_04 HDMI_HPD-C
U2
2 HDMI-PORT
D VOUT C91 D
3
VIN
100mA C951 C952 C70
220p_50V_NPO_04
1 J_HDMI1
GND 1u_6.3V_X5R_04 0.1u_6.3V_X5R_02 *22u_6.3V_X5R_06 HDMI-PORT
C107 HDMI-PORT
HDMI-PORT HDMI-PORT
*10u_6.3V_X5R_06 APL3517A
HDMI-PORT HDMI-PORT D6

19 HDMI_HPD-E-R HDMI_SCL-C 6 5 HDMI_SCL-C-R


18 HOT PLUG DETECT HDMI_SDA-C 7 4 HDMI_SDA-C-R
+5V 17 8 3
HDMI_SDA-C-R 16 DDC/CEC GND HDMI_HPD-E 9 2 HDMI_HPD-E-R
SDA 15 HDMI_SCL-C-R 10 1
14 SCL
R613 499_1%_04 RESERVED 13 HDMI_CEC
B.Schematic Diagrams

TMDS_CLOCK#-R TMDS_CLOCK#J R599 TMDS_CLOCK#R 12 CEC MESD0524P2 HDMI-PORT


TMDS CLOCK- 11
0_04 HDMI-PORT
TMDS_CLOCK-R TMDS_CLOCKJ R600 TMDS_CLOCKR 10 CLK SHIELD R615 499_1%_04
HDMI-PORT TMDS CLOCK+ TMDS_DATA0#L TMDS_DATA0#J TMDS_DATA0#-R
R614 499_1%_04 0_04 9 R602

Sheet 13 of 81
8 TMDS DATA0-
HDMI-PORT 0_04 HDMI-PORT
R617 499_1%_04 SHIELD0 7 TMDS_DATA0L R604 TMDS_DATA0J TMDS_DATA0-R
TMDS_DATA1#-R TMDS_DATA1#J TMDS_DATA1#R TMDS DATA0+ HDMI-PORT
R605 6 0_04 R616 499_1%_04
0_04 TMDS DATA1- 5

HDMI
TMDS_DATA1-R TMDS_DATA1J R607 TMDS_DATA1R 4 SHIELD1 HDMI-PORT R619 499_1%_04
HDMI-PORT HDMI-PORT
R618 499_1%_04 TMDS DATA1+ 3 TMDS_DATA2#L R608 TMDS_DATA2#J TMDS_DATA2#-R
0_04 TMDS DATA2-
HDMI-PORT 2 0_04 HDMI-PORT
HDMI-PORT SHIELD2 TMDS_DATA2L TMDS_DATA2J TMDS_DATA2-R
HDMI-PORT 1 R610
HDMI-PORT
TMDS DATA2+ R620 499_1%_04
HDMI-PORT 0_04
C HDMI-PORT HDMI-PORT C
HDMI-PORT

GND
GND
GND
GND
GND_HDMI

D
5VS GND GND
Q8 116E-1C001-20Y GND_HDMI

GND1
GND2
GND3
GND4
2SK3018S3 G PIN GND1~4=GND
6-21-13K20-019
S
HDMI-PORT
R77 HDMI-PORT

Vinafix.com
GND
*1M_04 HDMI_5VS

HDMI-PORT

A
D8
ıįIJŶŠIJıŗŠřĸœŠıĵġ㓡ġıįIJŶŠIJıŗŠřĶœŠıĵ
Zdiff= 100Ω ġ⤪㒢㓦⛐䅙⋨婳㓡䓐řĸœ RB551V-30S2
HDMI-PORT
IJIJİij

C
for HDMI2.1 NV design guide pull up 1.8V
NV3V3 HDMI_5VS_A
C1000 0.1u_10V_X5R_04 TMDS_DATA2-R
29 DGPU_HDMI_DATA0P TMDS_DATA2#-R
C999 0.1u_10V_X5R_04
29 DGPU_HDMI_DATA0N
BY PLATEFORM 婧㔜℞ῤ
C998 0.1u_10V_X5R_04 TMDS_DATA1-R R27 R26
29 DGPU_HDMI_DATA1P TMDS_DATA1#-R
C997 0.1u_10V_X5R_04 R52 R51
29 DGPU_HDMI_DATA1N TMDS_DATA0-R
C996 0.1u_10V_X5R_04 2K_04 2K_04

G
29 DGPU_HDMI_DATA2P TMDS_DATA0#-R 10K_04
C995 0.1u_10V_X5R_04 10K_04 HDMI-PORT HDMI-PORT
29 DGPU_HDMI_DATA2N HDMI-PORT HDMI-PORT
C994 0.1u_10V_X5R_04 TMDS_CLOCK-R S D R28 33_04 HDMI_SDA-C
29 DGPU_HDMI_CLOCKP TMDS_CLOCK#-R 29 DGPU_HDMI_CTRLDATA
B C993 0.1u_10V_X5R_04 HDMI-PORT B

G
29 DGPU_HDMI_CLOCKN Q3
2SK3018S3
HDMI-PORT HDMI-PORT
S D R25 33_04 HDMI_SCL-C
HDMI-PORT 29 DGPU_HDMI_CTRLCLK
HDMI-PORT Q2 HDMI-PORT
HDMI-PORT 2SK3018S3 FOR NV
SCL/SDA 暨PULL HIGH (CHECK PCH䪗)
HDMI-PORT HDMI-PORT
HDMI-PORT
HDMI-PORT
HDMI-PORT

3.3VS USB ESD 暨枸䔁⎗⃰ᶵᶲ,NET ⎗SWITCH

DT1140-04LP-7

TMDS_DATA0-R 10 1 TMDS_DATA0J
TMDS_DATA0#-R 9 2 TMDS_DATA0#J
R53
8 3
TMDS_CLOCK-R 7 4 TMDS_CLOCKJ
HDMI-PORT 1M_04
G

TMDS_CLOCK#-R 6 5 TMDS_CLOCK#J

HDMI_HPD S D HDMI_HPD-C
29,41 HDMI_HPD D33
HDMI-PORT
Q4 D34
A 2SK3018S3 A
R33
TMDS_DATA1#-R 6 5 TMDS_DATA1#J
HDMI-PORT TMDS_DATA1-R TMDS_DATA1J
20K_04 7 4
8 3
TMDS_DATA2#-R 9 2 TMDS_DATA2#J
HDMI-PORT
TMDS_DATA2-R 10 1 TMDS_DATA2J
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
DT1140-04LP-7
⮵⛘旣ῤBY PLATFROMᾖ㬋 HDMI-PORT [13] HDMI 2.1 PORT
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 13 of 81


5 4 3 2 1

B - 14 HDMI
Schematic Diagrams

VGA PCI Express

1V8_AON

R766 *10K_04
1V8_AON
E7-E3

R787 0_04
NVVDD_PWRGD 26,70 R745
10K_04
E7-E3

G
E7-E3

CLK_REQ8_PEG# D S PEX_CLKREQ#
42 CLK_REQ8_PEG#
Q48 R744
*10K_04
2SK3018S3 close to GPU
E7-E3 X)B9B  (((( !
E7-E3
X)B9B  (((( !
X)B9B  (((( !
G1A
X)B9B  (((( !
GN20E

Place between
Place under GPU PEX_VDD
1/24 PCI_EXPRESS GPU and PS
BR31 PEX_WAKE
PEX_DVDD BF32
DGPU_PEX_RST# R765 0_04 PEX_RST# BT30 BF34
26,33 DGPU_PEX_RST# PEX_RST PEX_DVDD
E7-E3 PEX_DVDD BF35 C506 C530 C655 C664 C1196 C1208
PEX_CLKREQ# BP31 BF37 1u_6.3V_X6S_04 1u_6.3V_X6S_04 4.7u_6.3V_X6S_06 4.7u_6.3V_X6S_06 10uF_6.3V_X7R_08 10uF_6.3V_X7R_08
PEX_CLKREQ PEX_DVDD
PEX_DVDD BG32
BJ30 PEX_REFCLK PEX_DVDD BG34 E7-E3
42 PCH_PEXCLK8_DGPU E7-E3
BK30 PEX_REFCLK PEX_DVDD BG35 E7-E3 E7-E3 E7-E3 E7-E3
42 PCH_PEXCLK8#_DGPU
E7-E3 PEX_DVDD BG37
C610 0.22u_10V_X5R_04 PEX_RX15 BL31 BH32
2 CPU_PEG_RX15 PEX_TX0 PEX_DVDD
C609 0.22u_10V_X5R_04 PEX_RX15# BM31 BH34
2 CPU_PEG_RX#15 PEX_TX0 PEX_DVDD
E7-E3 PEX_DVDD BH35
BR32 BH37 C533 C529
PEX_RX0 PEX_DVDD

B.Schematic Diagrams
2 GPU_PEG_TX15 C531 C1205 C1207 C1206
BT32 PEX_RX0 1u_6.3V_X6S_04 1u_6.3V_X6S_04 10uF_6.3V_X7R_08 22u _6.3V_X6S_08 22u _6.3V_X6S_08
2 GPU_PEG_TX#15
E7-E3 *4.7u_6.3V_X6S_06
C607 0.22u_10V_X5R_04 PEX_RX14 BJ32 E7-E3
2 CPU_PEG_RX14 PEX_TX1 E7-E3 E7-E3 E7-E3
C608 0.22u_10V_X5R_04 PEX_RX14# BK32 E7-E3 E7-E3
2 CPU_PEG_RX#14 PEX_TX1
E7-E3 PEX_CVDD BF31
BP33 PEX_RX1 PEX_CVDD BG31
2 GPU_PEG_TX14
BR33 PEX_RX1 PEX_CVDD BH31
2 GPU_PEG_TX#14
E7-E3
PEX_RX13 C504 C499
C606 0.22u_10V_X5R_04 BL33 PEX_TX2
2 CPU_PEG_RX13 PEX_RX13# BM33 1u_6.3V_X6S_04 1u_6.3V_X6S_04
C605 0.22u_10V_X5R_04 PEX_TX2
2 CPU_PEG_RX#13
E7-E3
BR34 E7-E3 E7-E3
2 GPU_PEG_TX13 PEX_RX2
BT34

Sheet 14 of 81
2 GPU_PEG_TX#13 PEX_RX2
E7-E3
C598 0.22u_10V_X5R_04 PEX_RX12 BJ34
2 CPU_PEG_RX12 PEX_TX3
C597 0.22u_10V_X5R_04 PEX_RX12# BK34
2 CPU_PEG_RX#12 PEX_TX3
E7-E3
BP35 C528 C527
2 GPU_PEG_TX12 PEX_RX3 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04
BR35 PEX_RX3
2 GPU_PEG_TX#12 X)B9B  (((( !

VGA PCI Express


E7-E3
C604 0.22u_10V_X5R_04 PEX_RX11 BL35 E7-E3 E7-E3 X)B9B  (((( !
2 CPU_PEG_RX11 PEX_TX4
C603 0.22u_10V_X5R_04 PEX_RX11# BM35
2 CPU_PEG_RX#11 PEX_TX4 X)B9B  (((( !
E7-E3 X)B9B  (((( !
BR36 PEX_RX4
2 GPU_PEG_TX11 1V8_AON
BT36 PEX_RX4
2 GPU_PEG_TX#11
E7-E3
C595 0.22u_10V_X5R_04 PEX_RX10 BJ36
2 CPU_PEG_RX10 PEX_TX5
C596 0.22u_10V_X5R_04 PEX_RX10# BK36
2 CPU_PEG_RX#10 PEX_TX5
E7-E3
C496 C522 C974 C520 C175 C176 C269 C272
BP37 PEX_RX5 PEX_HVDD BF38 1u_6.3V_X6S_04
2 GPU_PEG_TX10 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 4.7u_6.3V_X6S_06 10uF_6.3V_X7R_08 10uF_6.3V_X7R_08 22u _6.3V_X6S_08
BR37 PEX_RX5 PEX_HVDD BF40
2 GPU_PEG_TX#10
E7-E3 PEX_HVDD BF41
C590 0.22u_10V_X5R_04 PEX_RX9 BL37 BG38 E7-E3
2 CPU_PEG_RX9 PEX_TX6 PEX_HVDD E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
C589 0.22u_10V_X5R_04 PEX_RX9# BM37 BG40 E7-E3
2 CPU_PEG_RX#9 PEX_TX6 PEX_HVDD
E7-E3 PEX_HVDD BG41
BR38 PEX_RX6 PEX_HVDD BG43
2 GPU_PEG_TX9
BT38 BG44

Vinafix.com
2 GPU_PEG_TX#9 PEX_RX6 PEX_HVDD
E7-E3 PEX_HVDD BH38
C587 0.22u_10V_X5R_04 PEX_RX8 BJ38 BH40
2 CPU_PEG_RX8 PEX_TX7 PEX_HVDD
C588 0.22u_10V_X5R_04 PEX_RX8# BK38 BH41
2 CPU_PEG_RX#8 PEX_TX7 PEX_HVDD
E7-E3 PEX_HVDD BH43
C488 C525 C524 C521 C18 C178 C448
BP39 PEX_RX7 PEX_HVDD BH44 1u_6.3V_X6S_04 1u_6.3V_X6S_04 10uF_6.3V_X7R_08
2 GPU_PEG_TX8 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *4.7u_6.3V_X6S_06 22u _6.3V_X6S_08
BR39 PEX_RX7
2 GPU_PEG_TX#8
E7-E3
C586 0.22u_10V_X5R_04 PEX_RX7 BL39 E7-E3
2 CPU_PEG_RX7 PEX_TX8 E7-E3 E7-E3 E7-E3
C585 0.22u_10V_X5R_04 PEX_RX7# BM39 E7-E3 E7-E3 E7-E3
2 CPU_PEG_RX#7 PEX_TX8
E7-E3 PEX_PLL_HVDD BF43
BR40 PEX_RX8
2 GPU_PEG_TX7
BT40 PEX_RX8
2 GPU_PEG_TX#7
E7-E3
C584 0.22u_10V_X5R_04 PEX_RX6 BJ40
2 CPU_PEG_RX6 PEX_TX9
C583 0.22u_10V_X5R_04 PEX_RX6# BK40
2 CPU_PEG_RX#6 PEX_TX9
E7-E3
BP41 PEX_RX9
2 GPU_PEG_TX6
BR41 PEX_RX9
2 GPU_PEG_TX#6
E7-E3
C593 0.22u_10V_X5R_04 PEX_RX5 BL41
2 CPU_PEG_RX5 PEX_TX10
C592 0.22u_10V_X5R_04 PEX_RX5# BM41
2 CPU_PEG_RX#5 PEX_TX10
E7-E3 1V8_AON
BR42 PEX_RX10
2 GPU_PEG_TX5
BT42 PEX_RX10
2 GPU_PEG_TX#5
E7-E3 0.300
C594 0.22u_10V_X5R_04 PEX_RX4 BJ42
2 CPU_PEG_RX4 PEX_TX11
C580 0.22u_10V_X5R_04 PEX_RX4# BK42
2 CPU_PEG_RX#4 PEX_TX11
E7-E3 C549 C548
BP43 1u_6.3V_X6S_04 4.7u_6.3V_X6S_06
2 GPU_PEG_TX4 PEX_RX11
BR43 PEX_RX11
2 GPU_PEG_TX#4
E7-E3 E7-E3 E7-E3
C582 0.22u_10V_X5R_04 PEX_RX3 BL43
2 CPU_PEG_RX3 PEX_TX12
C581 0.22u_10V_X5R_04 PEX_RX3# BM43
2 CPU_PEG_RX#3 PEX_TX12
E7-E3
BR44 PEX_RX12
2 GPU_PEG_TX3
BT44 PEX_RX12
2 GPU_PEG_TX#3
E7-E3
C577 0.22u_10V_X5R_04 PEX_RX2 BJ44
2 CPU_PEG_RX2 PEX_TX13
C578 0.22u_10V_X5R_04 PEX_RX2# BK44
2 CPU_PEG_RX#2 PEX_TX13
E7-E3
BP45 PEX_RX13
2 GPU_PEG_TX2
BR45 PEX_RX13
2 GPU_PEG_TX#2 PEX_VDD
E7-E3
C562 0.22u_10V_X5R_04 PEX_RX1 BL45
2 CPU_PEG_RX1 PEX_TX14
C563 0.22u_10V_X5R_04 PEX_RX1# BM45 BK46 PEX_CVDD_SENSE R140 *100_04
2 CPU_PEG_RX#1 PEX_TX14 PEX_CVDD_SENSE
E7-E3
BR46 PEX_RX14 E7-E3
2 GPU_PEG_TX1
BT46 PEX_RX14
2 GPU_PEG_TX#1
E7-E3
C565 0.22u_10V_X5R_04 PEX_RX0 BL47
2 CPU_PEG_RX0 PEX_TX15
C564 0.22u_10V_X5R_04 PEX_RX0# BM47 R717
2 CPU_PEG_RX#0 PEX_TX15
E7-E3 2.49K_1%_04
BP47 PEX_RX15 PEX_TERMP BT50 45OHM_NETCLASS2 PEX_TERMP
2 GPU_PEG_TX0
BR47 PEX_RX15
2 GPU_PEG_TX#0
E7-E3

E7-E3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[14]PCI EXPRESS
Size Document Number Rev
PC50 D02

Date: Monday, January 04, 2021 Sheet 14 of 81

VGA PCI Express B - 15


Schematic Diagrams

GPU Frame Buffer Partition A_B


MEMORY: GPU Partition A/B

G1B G1C
GN20E GN20E
FBA_CMD[24..0]
FBA_D[63..0] FBA_CMD[52..28] FBA_CMD[24..0] 16 FBB_CMD[24..0]
16,17 FBA_D[63..0] 2/24 FBA FBB_D[63..0] 3/24 FBB
FBA_CMD[52..28] 17 18,19 FBB_D[63..0] FBB_CMD[52..28] FBB_CMD[24..0] 18
FBB_CMD[52..28] 19
0 FBA_D0 AC51 FBA_D0 FBA_CMD0 Y53 FBA_CMD0 0 0 FBB_D0 D37 FBB_D0 FBB_CMD0 B37 FBB_CMD0 0
1 FBA_D1 AB48 FBA_D1 FBA_CMD1 AA56 FBA_CMD1 1 1 FBB_D1 J37 FBB_D1 FBB_CMD1 A37 FBB_CMD1 1
2 FBA_D2 AC52 FBA_D2 FBA_CMD2 AB55 FBA_CMD2 2 2 FBB_D2 G37 FBB_D2 FBB_CMD2 A38 FBB_CMD2 2
3 FBA_D3 AC49 FBA_D3 FBA_CMD3 AB56 FBA_CMD3 3 3 FBB_D3 F37 FBB_D3 FBB_CMD3 D38 FBB_CMD3 3
4 FBA_D4 AF52 FBA_D4 FBA_CMD4 AC56 FBA_CMD4 4 4 FBB_D4 H38 FBB_D4 FBB_CMD4 A39 FBB_CMD4 4
5 FBA_D5 AC54 FBA_D5 FBA_CMD5 AC53 FBA_CMD5 5 GDDR6 CMD Mapping x16 Mode 5 FBB_D5 E38 FBB_D5 FBB_CMD5 B40 FBB_CMD5 5
6 FBA_D6 AE51 FBA_D6 FBA_CMD6 AD56 FBA_CMD6 6 Lower 0..31 Upper 32..63 6 FBB_D6 F40 FBB_D6 FBB_CMD6 A40 FBB_CMD6 6
7 FBA_D7 AF51 FBA_D7 FBA_CMD7 AE55 FBA_CMD7 7 DRAM1 DRAM2 7 FBB_D7 D40 FBB_D7 FBB_CMD7 A41 FBB_CMD7 7
8 FBA_D8 W51 FBA_D8 FBA_CMD8 AE56 FBA_CMD8 8 CHA-Byte 0,1 CHA-Byte 4,5 8 FBB_D8 F34 FBB_D8 FBB_CMD8 D41 FBB_CMD8 8
9 FBA_D9 W50 FBA_D9 FBA_CMD9 AF56 FBA_CMD9 9 9 FBB_D9 J34 FBB_D9 FBB_CMD9 A42 FBB_CMD9 9
10 FBA_D10 W53 FBA_D10 FBA_CMD10 AF53 FBA_CMD10 10 CA0_A CMD1 CMD33 10 FBB_D10 D34 FBB_D10 FBB_CMD10 B43 FBB_CMD10 10
11 FBA_D11 Y54 FBA_D11 FBA_CMD11 AG56 FBA_CMD11 11 CA1_A CMD13 CMD45 11 FBB_D11 G34 FBB_D11 FBB_CMD11 A43 FBB_CMD11 11
12 FBA_D12 Y52 FBA_D12 FBA_CMD12 AH55 FBA_CMD12 12 CA2_A CMD12 CMD35 12 FBB_D12 E35 FBB_D12 FBB_CMD12 A44 FBB_CMD12 12
13 FBA_D13 Y51 FBA_D13 FBA_CMD13 AH56 FBA_CMD13 13 CA3_A CMD24 CMD46 13 FBB_D13 K34 FBB_D13 FBB_CMD13 D44 FBB_CMD13 13
14 FBA_D14 Y49 FBA_D14 FBA_CMD14 AJ56 FBA_CMD14 14 CA4_A CMD11 CMD36 14 FBB_D14 H35 FBB_D14 FBB_CMD14 A45 FBB_CMD14 14
15 FBA_D15 AB51 FBA_D15 FBA_CMD15 AJ53 FBA_CMD15 15 CA5_A CMD15 CMD43 15 FBB_D15 K35 FBB_D15 FBB_CMD15 B46 FBB_CMD15 15
16 FBA_D16 AM54 FBA_D16 FBA_CMD16 AK56 FBA_CMD16 16 CA6_A CMD22 CMD48 16 FBB_D16 G47 FBB_D16 FBB_CMD16 A46 FBB_CMD16 16
17 FBA_D17 AL51 FBA_D17 FBA_CMD17 AL55 FBA_CMD17 17 CA7_A CMD23 CMD47 17 FBB_D17 E44 FBB_D17 FBB_CMD17 A47 FBB_CMD17 17
18 FBA_D18 AM52 FBA_D18 FBA_CMD18 AL56 FBA_CMD18 18 CA8_A CMD0 CMD34 18 FBB_D18 F46 FBB_D18 FBB_CMD18 D47 FBB_CMD18 18
19 FBA_D19 AJ54 FBA_D19 FBA_CMD19 AM56 FBA_CMD19 19 CA9_A CMD2 CMD32 19 FBB_D19 F44 FBB_D19 FBB_CMD19 A48 FBB_CMD19 19
20 FBA_D20 AM47 FBA_D20 FBA_CMD20 AM53 FBA_CMD20 20 CABI_A CMD10 CMD37 20 FBB_D20 E46 FBB_D20 FBB_CMD20 B49 FBB_CMD20 20
21 FBA_D21 AM51 FBA_D21 FBA_CMD21 AN56 FBA_CMD21 21 CKE_A CMD14 CMD44 21 FBB_D21 C47 FBB_D21 FBB_CMD21 A49 FBB_CMD21 21
22 FBA_D22 AP50 FBA_D22 FBA_CMD22 AP55 FBA_CMD22 22 22 FBB_D22 E47 FBB_D22 FBB_CMD22 B50 FBB_CMD22 22
23 FBA_D23 AM49 FBA_D23 FBA_CMD23 AP56 FBA_CMD23 23 CHB-Byte 2,3 CHB-Byte 6,7 23 FBB_D23 C49 FBB_D23 FBB_CMD23 A50 FBB_CMD23 23
24 FBA_D24 AF54 FBA_D24 FBA_CMD24 AR56 FBA_CMD24 24 CA0_B CMD5 CMD29 24 FBB_D24 G40 FBB_D24 FBB_CMD24 C50 FBB_CMD24 24
25 FBA_D25 AF49 FBA_D25 FBA_CMD25_NC AR53 25 CA1_B CMD18 CMD52 25 FBB_D25 C41 FBB_D25 FBB_CMD25_NC A51 25
26 FBA_D26 AH51 FBA_D26 FBA_CMD26_NC AT56 26 CA2_B CMD7 CMD40 26 FBB_D26 E41 FBB_D26 FBB_CMD26_NC B52 26
27 FBA_D27 AF47 FBA_D27 FBA_CMD27 AR55 27 CA3_B CMD20 CMD50 27 FBB_D27 F41 FBB_D27 FBB_CMD27 C52 27
28 FBA_D28 AJ52 FBA_D28 FBA_CMD28 BM56 FBA_CMD28 28 CA4_B CMD8 CMD39 28 FBB_D28 F43 FBB_D28 FBB_CMD28 Y56 FBB_CMD28 28
29 FBA_D29 AJ51 FBA_D29 FBA_CMD29 BM55 FBA_CMD29 29 CA5_B CMD16 CMD42 29 FBB_D29 C44 FBB_D29 FBB_CMD29 W56 FBB_CMD29 29
30 FBA_D30 AH48 FBA_D30 FBA_CMD30 BL56 FBA_CMD30 30 CA6_B CMD21 CMD49 30 FBB_D30 H41 FBB_D30 FBB_CMD30 W55 FBB_CMD30 30
B.Schematic Diagrams

31 FBA_D31 AJ49 FBA_D31 FBA_CMD31 BK55 FBA_CMD31 31 CA7_B CMD19 CMD51 31 FBB_D31 H44 FBB_D31 FBB_CMD31 V56 FBB_CMD31 31
32 FBA_D32 BA49 FBA_D32 FBA_CMD32 BK56 FBA_CMD32 32 CA8_B CMD6 CMD28 32 FBB_D32 L51 FBB_D32 FBB_CMD32 U53 FBB_CMD32 32
33 FBA_D33 BD47 FBA_D33 FBA_CMD33 BJ56 FBA_CMD33 33 CA9_B CMD4 CMD30 33 FBB_D33 L52 FBB_D33 FBB_CMD33 U56 FBB_CMD33 33
34 FBA_D34 BD54 FBA_D34 FBA_CMD34 BJ55 FBA_CMD34 34 CABI_B CMD9 CMD38 34 FBB_D34 N51 FBB_D34 FBB_CMD34 T56 FBB_CMD34 34
35 FBA_D35 BD52 FBA_D35 FBA_CMD35 BH56 FBA_CMD35 35 CKE_B CMD17 CMD41 35 FBB_D35 L49 FBB_D35 FBB_CMD35 T55 FBB_CMD35 35
36 FBA_D36 BC51 FBA_D36 FBA_CMD36 BG53 FBA_CMD36 36 36 FBB_D36 L54 FBB_D36 FBB_CMD36 R56 FBB_CMD36 36

Sheet 15 of 81
37 FBA_D37 BD51 FBA_D37 FBA_CMD37 BG56 FBA_CMD37 37 RESET* CMD3 CMD31 37 FBB_D37 N47 FBB_D37 FBB_CMD37 P53 FBB_CMD37 37
38 FBA_D38 BF51 FBA_D38 FBA_CMD38 BF56 FBA_CMD38 38 38 FBB_D38 P51 FBB_D38 FBB_CMD38 P56 FBB_CMD38 38
39 FBA_D39 BD49 FBA_D39 FBA_CMD39 BF55 FBA_CMD39 39 39 FBB_D39 P49 FBB_D39 FBB_CMD39 N56 FBB_CMD39 39
40 FBA_D40 BG52 FBA_D40 FBA_CMD40 BE56 FBA_CMD40 40 40 FBB_D40 T51 FBB_D40 FBB_CMD40 N55 FBB_CMD40 40
41 FBA_D41 BG51 FBA_D41 FBA_CMD41 BD53 FBA_CMD41 41 41 FBB_D41 P52 FBB_D41 FBB_CMD41 M56 FBB_CMD41 41
42 FBA_D42 BG54 BD56 FBA_CMD42 42 42 FBB_D42 P54 L53 FBB_CMD42 42

GPU Frame Buffer


FBA_D42 FBA_CMD42 FBB_D42 FBB_CMD42
43 FBA_D43 BF49 FBA_D43 FBA_CMD43 BC56 FBA_CMD43 43 43 FBB_D43 U47 FBB_D43 FBB_CMD43 L56 FBB_CMD43 43
44 FBA_D44 BJ54 FBA_D44 FBA_CMD44 BC55 FBA_CMD44 44 44 FBB_D44 U51 FBB_D44 FBB_CMD44 K56 FBB_CMD44 44
45 FBA_D45 BG50 FBA_D45 FBA_CMD45 BB56 FBA_CMD45 45 45 FBB_D45 U52 FBB_D45 FBB_CMD45 K55 FBB_CMD45 45
46 FBA_D46 BJ52 FBA_D46 FBA_CMD46 BA53 FBA_CMD46 46 46 FBB_D46 U54 FBB_D46 FBB_CMD46 J56 FBB_CMD46 46
47 FBA_D47 BK53 FBA_D47 FBA_CMD47 BA56 FBA_CMD47 47 47 FBB_D47 U49 FBB_D47 FBB_CMD47 H53 FBB_CMD47 47
FBA_D48 AP51 AY56 FBA_CMD48 FBB_D48 D52 H56 FBB_CMD48

Partition A_B
48 FBA_D48 FBA_CMD48 48 48
FBB_D48 FBB_CMD48 48
49 FBA_D49 AP53 FBA_D49 FBA_CMD49 AY55 FBA_CMD49 49 49 FBB_D49 C53 FBB_D49 FBB_CMD49 G56 FBB_CMD49 49
50 FBA_D50 AR52 FBA_D50 FBA_CMD50 AW 56 FBA_CMD50 50 50 FBB_D50 C54 FBB_D50 FBB_CMD50 G55 FBB_CMD50 50
51 FBA_D51 AR54 FBA_D51 FBA_CMD51 AV53 FBA_CMD51 51 51 FBB_D51 C55 FBB_D51 FBB_CMD51 E56 FBB_CMD51 51
52 FBA_D52 AU51 FBA_D52 FBA_CMD52 AV56 FBA_CMD52 52 52 FBB_D52 D55 FBB_D52 FBB_CMD52 B54 FBB_CMD52 52
53 FBA_D53 AR51 FBA_D53 FBA_CMD53_NC AU56 53 FBB_D53 D54 FBB_D53 FBB_CMD53_NC B53
54 FBA_D54 AV51 FBA_D54 FBA_CMD54_NC AU55 54 FBB_D54 F56 FBB_D54 FBB_CMD54_NC A52
55 FBA_D55 AR49 FBA_D55 FBA_CMD55 AV55 55 FBB_D55 F49 FBB_D55 FBB_CMD55 E55
56 FBA_D56 AV49 FBA_D56 56 FBB_D56 G53 FBB_D56
57 FBA_D57 AV54 FBA_D57 57 FBB_D57 H49 FBB_D57
58 FBA_D58 AY51 FBA_D58 58 FBB_D58 H51 FBB_D58
59 FBA_D59 AV52 FBA_D59 59 FBB_D59 G51 FBB_D59
60 FBA_D60 AY48 FBA_D60 60 FBB_D60 H52 FBB_D60
61 FBA_D61 BA54 FBA_D61 61 FBB_D61 H54 FBB_D61
62 FBA_D62 BA52 FBA_D62 FBA_CLK0 AP48 FBA_CLK0 FBA_CLK0 80DIFF_NETCLASS1 62 FBB_D62 K48 FBB_D62 FBB_CLK0 K44 FBB_CLK0 FBB_CLK0 80DIFF_NETCLASS1
63 FBA_D63 BA51 AP47 FBA_CLK0# FBA_CLK0 16 63 FBB_D63 K51 J44 FBB_CLK0# FBB_CLK0 80DIFF_NETCLASS1
FBB_CLK0 18
FBA_D63 FBA_CLK0 FBA_CLK0 80DIFF_NETCLASS1
FBA_CLK0# 16 FBB_D63 FBB_CLK0 FBB_CLK0# 18

Vinafix.com
FBA_CLK1 AR48 FBA_CLK1 FBA_CLK1 80DIFF_NETCLASS1 40OHM_NETCLASS1 FBB_CLK1 J46 FBB_CLK1 FBB_CLK1 80DIFF_NETCLASS1
FBA_DBI[7..0] AR47 FBA_CLK1# FBA_CLK1 17 FBB_DBI[7..0] K46 FBB_CLK1# FBB_CLK1 80DIFF_NETCLASS1
FBB_CLK1 19
16,17 FBA_DBI[7..0] FBA_CLK1 FBA_CLK1 80DIFF_NETCLASS1
FBA_CLK1# 17 18,19 FBB_DBI[7..0] FBB_CLK1 FBB_CLK1# 19
0 FBA_DBI0 AE50 FBA_DQM0 0 FBB_DBI0 F38 FBB_DQM0
1 FBA_DBI1 AB50 FBA_DQM1 1 FBB_DBI1 F35 FBB_DQM1
2 FBA_DBI2 AL50 FBA_DQM2 FBA_WCK01 AE48 FBA_WCK01 FBA_WCK01 80DIFF_NETCLASS1 2 FBB_DBI2 G46 FBB_DQM2 FBB_WCK01 J40 FBB_WCK01 FBB_WCK01 80DIFF_NETCLASS1
3 FBA_DBI3 AH50 AE47 FBA_WCK01# FBA_WCK01 16 3 FBB_DBI3 G43 K40 FBB_WCK01# FBB_WCK01 80DIFF_NETCLASS1
FBB_WCK01 18
FBA_DQM3 FBA_WCK01 FBA_WCK01 80DIFF_NETCLASS1
FBA_WCK01# 16 FBB_DQM3 FBB_WCK01 FBB_WCK01# 18
4 FBA_DBI4 BC50 FBA_DQM4 FBA_WCKB01 AC48 FBA_WCKB01 FBA_WCKB01 80DIFF_NETCLASS1 4 FBB_DBI4 N50 FBB_DQM4 FBB_WCKB01 K38 FBB_WCKB01 FBB_WCKB01 80DIFF_NETCLASS1
5 FBA_DBI5 BF50 AC47 FBA_WCKB01# FBA_WCKB01 16 5 FBB_DBI5 T50 J38 FBB_WCKB01# FBB_WCKB01 80DIFF_NETCLASS1
FBB_WCKB01 18
FBA_DQM5 FBA_WCKB01 FBA_WCKB01 80DIFF_NETCLASS1
FBA_WCKB01# 16 FBB_DQM5 FBB_WCKB01 FBB_WCKB01# 18
6 FBA_DBI6 AU50 FBA_DQM6 FBA_WCK23 AL48 FBA_WCK23 FBA_WCK23 80DIFF_NETCLASS1 6 FBB_DBI6 E49 FBB_DQM6 FBB_WCK23 J43 FBB_WCK23 FBB_WCK23 80DIFF_NETCLASS1
7 FBA_DBI7 AY50 AL47 FBA_WCK23# FBA_WCK23 16 7 FBB_DBI7 K50 K43 FBB_WCK23# FBB_WCK23 80DIFF_NETCLASS1
FBB_WCK23 18
FBA_DQM7 FBA_WCK23 FBA_WCK23 80DIFF_NETCLASS1
FBA_WCK23# 16 FBB_DQM7 FBB_WCK23 FBB_WCK23# 18
FBA_WCKB23 AJ48 FBA_WCKB23 FBA_WCKB23 80DIFF_NETCLASS1 FBB_WCKB23 K41 FBB_WCKB23 FBB_WCKB23 80DIFF_NETCLASS1
FBA_EDC[7..0] AJ47 FBA_WCKB23# FBA_WCKB23 16 FBB_EDC[7..0]
J41 FBB_WCKB23# FBB_WCKB23 80DIFF_NETCLASS1
FBB_WCKB23 18
16,17 FBA_EDC[7..0] FBA_WCKB23 FBA_WCKB23 80DIFF_NETCLASS1
FBA_WCKB23# 16 18,19 FBB_EDC[7..0] FBB_WCKB23 FBB_WCKB23# 18
0 FBA_EDC0 AE53 FBA_DQS_WP0 FBA_WCK45 BA47 FBA_WCK45 FBA_WCK45 80DIFF_NETCLASS1 0 FBB_EDC0 C38 FBB_DQS_WP0 FBB_WCK45 P47 FBB_WCK45 FBB_WCK45 80DIFF_NETCLASS1
FBA_WCK45 17 FBB_WCK45 19
1 FBA_EDC1 AB53 FBA_DQS_WP1 FBA_WCK45 BA48 FBA_WCK45# FBA_WCK45 80DIFF_NETCLASS1 1 FBB_EDC1 C35 FBB_DQS_WP1 FBB_WCK45 P48 FBB_WCK45# FBB_WCK45 80DIFF_NETCLASS1
2 FBA_EDC2 AL53 BC48 FBA_WCKB45 FBA_WCK45# 17 2 FBB_EDC2 D46 T48 FBB_WCKB45 FBB_WCKB45 80DIFF_NETCLASS1
FBB_WCK45# 19
FBA_DQS_WP2 FBA_WCKB45 FBA_WCKB45 80DIFF_NETCLASS1
FBA_WCKB45 17 FBB_DQS_WP2 FBB_WCKB45 FBB_WCKB45 19
3 FBA_EDC3 AH53 FBA_DQS_WP3 FBA_WCKB45 BC47 FBA_WCKB45# FBA_WCKB45 80DIFF_NETCLASS1 3 FBB_EDC3 D43 FBB_DQS_WP3 FBB_WCKB45 T47 FBB_WCKB45# FBB_WCKB45 80DIFF_NETCLASS1
4 FBA_EDC4 BC53 AU48 FBA_WCK67 FBA_WCKB45# 17 4 FBB_EDC4 N53 K47 FBB_WCK67 FBB_WCK67 80DIFF_NETCLASS1
FBB_WCKB45# 19
FBA_DQS_WP4 FBA_WCK67 FBA_WCK67 80DIFF_NETCLASS1
FBA_WCK67 17 FBB_DQS_WP4 FBB_WCK67 FBB_WCK67 19
5 FBA_EDC5 BF53 FBA_DQS_WP5 FBA_WCK67 AU47 FBA_WCK67# FBA_WCK67 80DIFF_NETCLASS1 5 FBB_EDC5 T53 FBB_DQS_WP5 FBB_WCK67 J47 FBB_WCK67# FBB_WCK67 80DIFF_NETCLASS1
FBA_WCK67# 17 FBB_WCK67# 19
6 FBA_EDC6 AU53 FBA_DQS_WP6 FBA_WCKB67 AV48 FBA_WCKB67 FBA_WCKB67 80DIFF_NETCLASS1 6 FBB_EDC6 E53 FBB_DQS_WP6 FBB_WCKB67 L47 FBB_WCKB67 FBB_WCKB67 80DIFF_NETCLASS1
7 FBA_EDC7 AY53 AV47 FBA_WCKB67# FBA_WCKB67 17 7 FBB_EDC7 K53 L48 FBB_WCKB67# FBB_WCKB67 80DIFF_NETCLASS1
FBB_WCKB67 19
FBA_DQS_WP7 FBA_WCKB67 FBA_WCKB67 80DIFF_NETCLASS1 FBA_WCKB67# 17 FBB_DQS_WP7 FBB_WCKB67 FBB_WCKB67# 19

BN37 GND BN44 GND


BN38 GND BN45 GND
BN39 GND BN46 GND
BN4 GND BN47 GND
BN40 GND BN48 GND
BN41 GND BN6 GND
BN42 GND BN9 GND
BN43 AC46 1V8_FB_PLL_REF BP1 L17 1V8_FB_PLL_REF
GND FB_PLLVDD 1V8_FB_PLL_REF 15,20 GND FB_PLLVDD 1V8_FB_PLL_REF 15,20
FB_PLLVDD AE11
FB_PLLVDD AP46
C235 C274 C333 C319
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3
E7-E3 E7-E3
E7-E3

E7-E3 E7-E3

X)B9B  (((( !


X)B9B  (((( !
X)B9B  (((( !

FBVDDQ FBVDDQ FBVDDQ FBVDDQ


1V8_AON

Place near GPU


R111 R134 R112 R130 R4 R79 R15 R78
L4 HCB1608KF-300T60
10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04

E7-E3
CKE_A CKE_B CKE_A CKE_B
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
C465 C466 C468 E7-E3 E7-E3
4.7u_6.3V_X6S_06 *4.7u_6.3V_X6S_06 FBA_CMD14 FBA_CMD17 FBB_CMD14 FBB_CMD17
22u_4V_X6S_06
FBA_CMD44 FBA_CMD41 FBB_CMD44 FBB_CMD41

FBA_CMD3 FBB_CMD3
E7-E3 E7-E3 E7-E3 FBA_CMD31 FBB_CMD31

R718 R648 R645 R588


10K_1%_04 10K_1%_04 RESET 10K_1%_04 10K_1%_04
RESET
E7-E3 E7-E3 E7-E3
E7-E3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[15]MEMORY_ GPU PARTITION A_B
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 15 of 81

B - 16 GPU Frame Buffer Partition A_B


Schematic Diagrams

Frame Buffer Partition A


VRAM-side E7/E5/E4 MAX-Q VRAM-side E3 MAX-Q
MEMORY: FBA Partition 31..0 40OHM_NETCLASS1
VDDQ VDDQ
1u *144 1u *108
FBA_DBI[7..0]
15,17 FBA_DBI[7..0] FBA_DBI0
10u *48 10u *36
0
1 FBA_DBI1
22u *48 22u *36
2 FBA_DBI2
3 FBA_DBI3 VPP VPP
4 FBA_DBI4 1u *32 1u *24
5 FBA_DBI5 4.7u *8 4.7u *6
6 FBA_DBI6
7 FBA_DBI7
40OHM_NETCLASS1
FBA_EDC[7..0]
M12D 15,17 FBA_EDC[7..0]
0 FBA_EDC0
1 FBA_EDC1
FBVDDQ 2 FBA_EDC2
3 FBA_EDC3
4 FBA_EDC4
A11 VSS VDD A1 5 FBA_EDC5
A13 VSS VDD A14 6 FBA_EDC6
A2 VSS VDD E10 7 FBA_EDC7
A4 VSS VDD E5
FBA_CMD[24..0] M12C
B1 VSS VDD H13
15 FBA_CMD[24..0]
B14 VSS VDD H2
C10 VSS VDD L13
C12 L2 FBA_D[31..0] 1 FBA_CMD1 H3 K1 FBA_VREFC
VSS VDD 15 FBA_D[31..0] CA0_A VREFC
C3 VSS VDD P10 13 FBA_CMD13 G11 CA1_A
C5 VSS VDD P5 12 FBA_CMD12 G4 CA2_A
D1 V1 24 FBA_CMD24 H12 R104
VSS VDD CA3_A 1K_1%_04
D12 VSS VDD V14 11 FBA_CMD11 H5 CA4_A
D14 VSS 15 FBA_CMD15 H10 CA5_A
D3 VSS 22 FBA_CMD22 J12 CA6_A E7-E3
E11 VSS 23 FBA_CMD23 J11 CA7_A
E4 VSS FBVDDQ 0 FBA_CMD0 J4 CA8_A
F1 M12A 2 FBA_CMD2 J3
VSS M12B CA9_A
F12 VSS 10 FBA_CMD10 J5 CABI_A
F14 VSS VDDQ B10 NORMAL 14 FBA_CMD14 G10 CKE_A
F3 VSS VDDQ B5 NORMAL
G1 VSS VDDQ C1 9 FBA_D9 B4 TCK N5
DQ0_A
G12 VSS VDDQ C11 8 FBA_D8 A3 x16 x8 TDI F10
DQ1_A
G14 VSS VDDQ C14 13 FBA_D13 B3 4 FBA_D4 U4 DQ0_B NC TDO N10
DQ2_A
G3 C4 FBA_D10 B2 FBA_D2 V3 F5

B.Schematic Diagrams
10 2
VSS VDDQ DQ3_A DQ1_B NC TMS
H11 VSS VDDQ E1 14 FBA_D14 E3 6 FBA_D6 U3 DQ2_B NC
DQ4_A
H4 VSS VDDQ E14 11 FBA_D11 E2 5 FBA_D5 U2 DQ3_B NC
DQ5_A
L11 VSS VDDQ F11 15 FBA_D15 F2 7 FBA_D7 P3 DQ4_B NC 5 FBA_CMD5 L3 CA0_B
DQ6_A
L4 VSS VDDQ F4 12 FBA_D12 G2 0 FBA_D0 P2 DQ5_B NC 18 FBA_CMD18 M11 CA1_B
DQ7_A

Sheet 16 of 81
M1 VSS VDDQ H1 3 FBA_D3 N2 DQ6_B NC 7 FBA_CMD7 M4 CA2_B
M12 VSS VDDQ H14 FBA_EDC1 C2 EDC0_A 1 FBA_D1 M2 DQ7_B NC 20 FBA_CMD20 L12 CA3_B
M14 VSS VDDQ J13 FBA_DBI1 D2 DBI0_A 8 FBA_CMD8 L5 CA4_B
M3 VSS VDDQ J2 FBA_EDC0 T2 EDC0_B GND 16 FBA_CMD16 L10 CA5_B
N1 VSS VDDQ K13 FBA_WCKB01 D4 WCK0_t_A FBA_DBI0 R2 DBI0_B NC 21 FBA_CMD21 K12 CA6_B
N12 K2 15 FBA_WCKB01 FBA_WCKB01# D5 19 FBA_CMD19 K11
VSS VDDQ WCK0_c_A CA7_B

Frame Buffer
15 FBA_WCKB01#
N14 VSS VDDQ L1 FBA_WCK01 R4 WCK0_t_B NC 6 FBA_CMD6 K4 CA8_B
N3 L14 15 FBA_WCK01 FBA_WCK01# R5 4 FBA_CMD4 K3
VSS VDDQ 15 FBA_WCK01# WCK0_c_B NC CA9_B
P11 N11 x16 x8 9 FBA_CMD9 K5 R119 121_1%_04
VSS VDDQ CABI_B
P4 VSS VDDQ N4 24 FBA_D24 B11 NC
FBA_D17 U11 DQ8_B 17 FBA_CMD17 M10 CKE_B E7-E3
DQ8_A
R1 VSS VDDQ P1 27 FBA_D27 A12 NC 21 FBA_D21 V12 DQ9_B ZQ_A J14 FBA_ZQ_1_A
DQ9_A
R12 P14 FBA_D25 B12 FBA_D16 U12 K14 FBA_ZQ_1_B R120 121_1%_04

Partition A
25 16
VSS VDDQ DQ10_A NC DQ10_B ZQ_B
R14 VSS VDDQ T1 30 FBA_D30 B13 NC 18 FBA_D18 U13 DQ11_B E7-E3
DQ11_A
R3 VSS VDDQ T11 26 FBA_D26 E12 NC 19 FBA_D19 P12 DQ12_B
DQ12_A
T10 VSS VDDQ T14 31 FBA_D31 E13 NC 20 FBA_D20 P13 DQ13_B
DQ13_A
T12 VSS VDDQ T4 28 FBA_D28 F13 NC 22 FBA_D22 N13 DQ14_B 3 FBA_CMD3 J1 RESET
DQ14_A
T3 VSS VDDQ U10 29 FBA_D29 G13 NC 23 FBA_D23 M13 DQ15_B
DQ15_A
T5 VSS VDDQ U5
U1 VSS FBA_EDC3 C13 EDC1_A GND
FBA_EDC2 T13 EDC1_B
U14 VSS
FBA_DBI3 D13 DBI1_A FBA_DBI2 R13 DBI1_B FBA_CLK0# K10 CLK_c
V11 NC 15 FBA_CLK0# FBA_CLK0 J10
VSS 15 FBA_CLK0 CLK_t
V13 VSS FBA_WCKB23 D11 WCK1_t_A NC
FBA_WCK23 R11 WCK1_t_B
V2 15 FBA_WCKB23 FBA_WCKB23# D10 15 FBA_WCK23 FBA_WCK23# R10
VSS 15 FBA_WCKB23# WCK1_c_A NC
15 FBA_WCK23# WCK1_c_B
V4 1V8_AON G5
VSS RFU_A
RFU_B M5
VPP A10 K4Z80325BC-HC14 (16*256M*2CH)
A5 P/N = K4Z80325BC-HC14 (16*256M*2CH)

Vinafix.com
VPP
VPP V10 E7-E3 P/N =
VPP V5 E7-E3

K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH)


P/N = P/N =
E7-E3 E7-E3

FBVDDQ 1u_04 : 18/25 FBVDDQ Around DRAM 22u_06 : 6/7 1V8_AON


Right under DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C922 C930 C931 C938 C967 C971 C972 C948 C48 C164 C79 C181 C59 C113 C61 C467 C159
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 *22u_4V_X6S_06 22u_4V_X6S_06 C543 C403 C364 C11 C408
22u_4V_X6S_06 *22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C85 C32 C55 C56 C22 C253 C233 C204


C375 C453 C411 C303 C927 C934 C956 C933 C139 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3

FBVDDQ

C1022 C1027 C1023 C1024 C1120


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3


E7-E3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[16]MEMORY_ FBA PARTITION[31_0
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 16 of 81

Frame Buffer Partition A B - 17


Schematic Diagrams

Frame Buffer Partition A

MEMORY: FBA Partition 63..32


40OHM_NETCLASS1

FBA_DBI[7..0]
15,16 FBA_DBI[7..0] FBA_DBI0
0
1 FBA_DBI1
2 FBA_DBI2
3 FBA_DBI3
4 FBA_DBI4
5 FBA_DBI5
40OHM_NETCLASS1 FBA_DBI6
6
7 FBA_DBI7

FBA_EDC[7..0]
M14D 15,16 FBA_EDC[7..0] 0 FBA_EDC0
1 FBA_EDC1
2 FBA_EDC2
FBVDDQ 3 FBA_EDC3
4 FBA_EDC4
A11 VSS VDD A1 5 FBA_EDC5
A13 VSS VDD A14 6 FBA_EDC6
A2 VSS VDD E10 7 FBA_EDC7
A4 VSS VDD E5
B1 VSS VDD H13
B14 VSS VDD H2
C10 VSS VDD L13
C12 VSS VDD L2
C3 P10 FBA_D[63..32] FBA_CMD[52..28] M14C
VSS VDD 15 FBA_D[63..32] 15 FBA_CMD[52..28]
C5 VSS VDD P5
D1 VSS VDD V1
D12 VSS VDD V14 33 FBA_CMD33 H3 CA0_A VREFC K1 FBA_VREFC_H
D14 VSS 45 FBA_CMD45 G11 CA1_A
B.Schematic Diagrams

D3 VSS 35 FBA_CMD35 G4 CA2_A


E11 46 FBA_CMD46 H12 R719
VSS M14A CA3_A 1K_1%_04
E4 VSS 36 FBA_CMD36 H5 CA4_A
F1 FBVDDQ
M14B 43 FBA_CMD43 H10
VSS CA5_A
F12 VSS NORMAL 48 FBA_CMD48 J12 CA6_A E7-E3
F14 VSS VDDQ B10 NORMAL 47 FBA_CMD47 J11 CA7_A

Sheet 17 of 81
F3 VSS VDDQ B5 41 FBA_D41 B4 34 FBA_CMD34 J4 CA8_A
DQ0_A
G1 VSS VDDQ C1 40 FBA_D40 A3 x16 x8 32 FBA_CMD32 J3 CA9_A
DQ1_A
G12 VSS VDDQ C11 42 FBA_D42 B3 32 FBA_D32 U4 DQ0_B NC 37 FBA_CMD37 J5 CABI_A
DQ2_A
G14 VSS VDDQ C14 44 FBA_D44 B2 33 FBA_D33 V3 DQ1_B NC 44 FBA_CMD44 G10 CKE_A
DQ3_A
G3 VSS VDDQ C4 47 FBA_D47 E3 36 FBA_D36 U3 DQ2_B NC
DQ4_A
H11 E1 46 FBA_D46 E2 39 FBA_D39 U2 N5

Frame Buffer
VSS VDDQ DQ5_A DQ3_B NC TCK
H4 VSS VDDQ E14 43 FBA_D43 F2 34 FBA_D34 P3 DQ4_B NC TDI F10
DQ6_A
L11 VSS VDDQ F11 45 FBA_D45 G2 38 FBA_D38 P2 DQ5_B NC TDO N10
DQ7_A
L4 VSS VDDQ F4 35 FBA_D35 N2 DQ6_B NC TMS F5
M1 VSS VDDQ H1 FBA_EDC5 C2 EDC0_A 37 FBA_D37 M2 DQ7_B NC
M12 VSS VDDQ H14 FBA_DBI5 D2 DBI0_A
M14 J13 FBA_EDC4 T2 FBA_CMD29 L3

Partition A
VSS VDDQ EDC0_B GND 29 CA0_B
M3 VSS VDDQ J2 FBA_WCKB45 D4 WCK0_t_A
FBA_DBI4 R2 DBI0_B NC 52 FBA_CMD52 M11 CA1_B
15 FBA_WCKB45
N1 VSS VDDQ K13 FBA_WCKB45# D5 WCK0_c_A 40 FBA_CMD40 M4 CA2_B
N12 K2 15 FBA_WCKB45# FBA_WCK45 R4 50 FBA_CMD50 L12
VSS VDDQ 15 FBA_WCK45 WCK0_t_B NC CA3_B
N14 VSS VDDQ L1 FBA_WCK45# R5 WCK0_c_B NC 39 FBA_CMD39 L5 CA4_B
N3 L14 15 FBA_WCK45# 42 FBA_CMD42 L10
VSS VDDQ x16 x8 CA5_B
P11 VSS VDDQ N11 60 FBA_D60 B11 NC 55 FBA_D55 U11 DQ8_B 49 FBA_CMD49 K12 CA6_B
DQ8_A
P4 VSS VDDQ N4 61 FBA_D61 A12 NC 48 FBA_D48 V12 DQ9_B 51 FBA_CMD51 K11 CA7_B
DQ9_A
R1 VSS VDDQ P1 62 FBA_D62 B12 NC 53 FBA_D53 U12 DQ10_B 28 FBA_CMD28 K4 CA8_B
DQ10_A
R12 VSS VDDQ P14 58 FBA_D58 B13 NC 49 FBA_D49 U13 DQ11_B 30 FBA_CMD30 K3 CA9_B
DQ11_A
R14 VSS VDDQ T1 63 FBA_D63 E12 NC 54 FBA_D54 P12 DQ12_B 38 FBA_CMD38 K5 CABI_B
DQ12_A
R3 VSS VDDQ T11 59 FBA_D59 E13 NC 51 FBA_D51 P13 DQ13_B 41 FBA_CMD41 M10 CKE_B R121 121_1%_04
DQ13_A
T10 VSS VDDQ T14 57 FBA_D57 F13 NC 52 FBA_D52 N13 DQ14_B ZQ_A J14 FBA_ZQ_2_A
DQ14_A E7-E3
T12 VSS VDDQ T4 56 FBA_D56 G13 NC 50 FBA_D50 M13 DQ15_B ZQ_B K14 FBA_ZQ_2_B
DQ15_A
T3 VSS VDDQ U10 R123 121_1%_04
T5 VSS VDDQ U5 FBA_EDC7 C13 EDC1_A GND
FBA_EDC6 T13 EDC1_B

Vinafix.com
U1 FBA_DBI7 D13 FBA_DBI6 R13 E7-E3
VSS DBI1_A DBI1_B
NC
U14 VSS 31 FBA_CMD31 J1 RESET
V11 VSS
FBA_WCKB67 D11 WCK1_t_A NC
FBA_WCK67 R11 WCK1_t_B
V13 15 FBA_WCKB67 FBA_WCKB67# D10 15 FBA_WCK67 FBA_WCK67# R10
VSS 15 FBA_WCKB67# WCK1_c_A NC
15 FBA_WCK67# WCK1_c_B
V2 1V8_AON
VSS
V4 VSS
FBA_CLK1# K10 CLK_c
15 FBA_CLK1#
K4Z80325BC-HC14 (16*256M*2CH) FBA_CLK1 J10 CLK_t
A10 15 FBA_CLK1
VPP P/N = K4Z80325BC-HC14 (16*256M*2CH)
VPP A5 E7-E3 P/N =
VPP V10 E7-E3 RFU_A G5
VPP V5 RFU_B M5

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3
K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3

1V8_AON
FBVDDQ 1u_04 : 18/25 FBVDDQ Around DRAM 22u_06 : 6/7
Right under DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C937 C928 C936 C946 C41 C215 C244 C111 C201 C296 C58 C64 C180 C172 C195 C313 C135
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 *22u_4V_X6S_06 *22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C544 C978 C977 C17 C304
*22u_4V_X6S_06 22u_4V_X6S_06 4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C47 C234 C315 C486 C210 C33 C5 C12


C37 C96 C57 C49 C136 C1113 C1111 C1109 C332 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3

FBVDDQ

C425 C925 C923 C916 C365


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[17]MEMORY_ FBA PARTITION[63_3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 17 of 81

B - 18 Frame Buffer Partition A


Schematic Diagrams

Frame Buffer Partition B

MEMORY: FBB Partition 31..0 40OHM_NETCLASS1


FBB_DBI[7..0]
15,19 FBB_DBI[7..0] FBB_DBI0
0
1 FBB_DBI1
2 FBB_DBI2
3 FBB_DBI3
4 FBB_DBI4
5 FBB_DBI5
6 FBB_DBI6
7 FBB_DBI7
M8D 40OHM_NETCLASS1
FBB_EDC[7..0]
15,19 FBB_EDC[7..0] 0 FBB_EDC0
FBVDDQ 1 FBB_EDC1
2 FBB_EDC2
A11 A1 3 FBB_EDC3
VSS VDD
4 FBB_EDC4
A13 VSS VDD A14
FBB_EDC5
A2 VSS VDD E10 5
FBB_EDC6
A4 VSS VDD E5 6

B1 H13 7 FBB_EDC7
VSS VDD
B14 VSS VDD H2
C10 VSS VDD L13
C12 VSS VDD L2
C3 VSS VDD P10
FBB_D[31..0]
C5 VSS VDD P5 15 FBB_D[31..0]
D1 VSS VDD V1
D12 VSS VDD V14 M8C
D14 FBB_CMD[24..0]
VSS 15 FBB_CMD[24..0]
D3 VSS
E11 VSS
E4 1 FBB_CMD1 H3 CA0_A VREFC K1 FBB_VREFC
VSS
F1 FBVDDQ 13 FBB_CMD13 G11 CA1_A
VSS
F12 12 FBB_CMD12 G4 CA2_A
VSS M8A M8B R16
F14 B10 24 FBB_CMD24 H12 CA3_A
VSS VDDQ 1K_1%_04
F3 VSS VDDQ B5 11 FBB_CMD11 H5 CA4_A
G1 C1 NORMAL NORMAL 15 FBB_CMD15 H10 CA5_A
VSS VDDQ E7-E3
FBB_CMD22 J12

B.Schematic Diagrams
G12 C11 22 CA6_A
VSS VDDQ
G14 C14 15 FBB_D15 B4 x16 x8 23 FBB_CMD23 J11 CA7_A
VSS VDDQ DQ0_A
G3 C4 9 FBB_D9 A3 1 FBB_D1 U4 DQ0_B NC 0 FBB_CMD0 J4 CA8_A
VSS VDDQ DQ1_A
H11 VSS VDDQ E1 10 FBB_D10 B3 DQ2_A
7 FBB_D7 V3 DQ1_B NC 2 FBB_CMD2 J3 CA9_A
H4 E14 11 FBB_D11 B2 6 FBB_D6 U3 DQ2_B NC 10 FBB_CMD10 J5 CABI_A
VSS VDDQ DQ3_A

Sheet 18 of 81
L11 F11 13 FBB_D13 E3 5 FBB_D5 U2 DQ3_B NC 14 FBB_CMD14 G10 CKE_A
VSS VDDQ DQ4_A
L4 F4 8 FBB_D8 E2 4 FBB_D4 P3 DQ4_B NC
VSS VDDQ DQ5_A
M1 H1 14 FBB_D14 F2 0 FBB_D0 P2 DQ5_B NC TCK N5
VSS VDDQ DQ6_A
M12 VSS VDDQ H14 12 FBB_D12 G2 DQ7_A
3 FBB_D3 N2 DQ6_B NC TDI F10
M14 J13 2 FBB_D2 M2 DQ7_B NC TDO N10
VSS VDDQ
M3 J2 FBB_EDC1 C2 EDC0_A TMS F5
VSS VDDQ

Frame Buffer
N1 K13 FBB_DBI1 D2 DBI0_A FBB_EDC0 T2 EDC0_B GND
VSS VDDQ
N12 K2 FBB_DBI0 R2 DBI0_B NC
VSS VDDQ
N14 VSS VDDQ L1 FBB_WCKB01 D4 WCK0_t_A 5 FBB_CMD5 L3 CA0_B
15 FBB_WCKB01
N3 L14 FBB_WCKB01# D5 WCK0_c_A FBB_WCK01 R4 WCK0_t_B NC 18 FBB_CMD18 M11 CA1_B
VSS VDDQ 15 FBB_WCKB01# 15 FBB_WCK01
P11 N11 FBB_WCK01# R5 WCK0_c_B NC 7 FBB_CMD7 M4 CA2_B
VSS VDDQ 15 FBB_WCK01#
P4 N4 20 FBB_CMD20 L12 CA3_B

Partition B
VSS VDDQ
R1 P1 x16 x8 18 FBB_D18 U11 DQ8_B 8 FBB_CMD8 L5 CA4_B
VSS VDDQ
R12 VSS VDDQ P14 25 FBB_D25 B11 NC 21 FBB_D21 V12 DQ9_B 16 FBB_CMD16 L10 CA5_B
DQ8_A
R14 T1 26 FBB_D26 A12 NC 20 FBB_D20 U12 DQ10_B 21 FBB_CMD21 K12 CA6_B
VSS VDDQ DQ9_A
R3 T11 27 FBB_D27 B12 NC 22 FBB_D22 U13 DQ11_B 19 FBB_CMD19 K11 CA7_B
VSS VDDQ DQ10_A
T10 T14 24 FBB_D24 B13 NC 19 FBB_D19 P12 DQ12_B 6 FBB_CMD6 K4 CA8_B
VSS VDDQ DQ11_A
T12 T4 29 FBB_D29 E12 NC 23 FBB_D23 P13 DQ13_B 4 FBB_CMD4 K3 CA9_B
VSS VDDQ DQ12_A
T3 VSS VDDQ U10 31 FBB_D31 E13 DQ13_A NC 17 FBB_D17 N13 DQ14_B 9 FBB_CMD9 K5 CABI_B
T5 U5 28 FBB_D28 F13 NC 16 FBB_D16 M13 DQ15_B 17 FBB_CMD17 M10 CKE_B R6 121_1%_04
VSS VDDQ DQ14_A
U1 30 FBB_D30 G13 NC ZQ_A J14 FBB_ZQ_1_A
VSS DQ15_A E7-E3
U14 FBB_EDC2 T13 EDC1_B ZQ_B K14 FBB_ZQ_1_B
VSS
V11 FBB_EDC3 C13 EDC1_A GND
FBB_DBI2 R13 DBI1_B R14 121_1%_04
VSS
V13 VSS
FBB_DBI3 D13 DBI1_A
V2
NC FBB_WCK23 R11 WCK1_t_B E7-E3
VSS 1V8_AON 15 FBB_WCK23
V4 FBB_WCKB23 D11 WCK1_t_A NC
FBB_WCK23# R10 WCK1_c_B 3 FBB_CMD3 J1 RESET
VSS 15 FBB_WCKB23 15 FBB_WCK23#
FBB_WCKB23# D10 WCK1_c_A NC
15 FBB_WCKB23#

Vinafix.com
VPP A10
VPP A5
V10 K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) FBB_CLK0# K10 CLK_c
VPP 15 FBB_CLK0#
V5 P/N = P/N = FBB_CLK0 J10 CLK_t
VPP 15 FBB_CLK0
E7-E3 E7-E3

K4Z80325BC-HC14 (16*256M*2CH) RFU_A G5


P/N = RFU_B M5
E7-E3

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3

1u_04 : 18/25 1V8_AON


FBVDDQ FBVDDQ Around DRAM 22u_06 : 6/7
Right under DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C1107 C1117 C31 C1144 C1143 C1140 C1139 C393 C43 C7 C374 C389 C182 C74 C84 C184 C189
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C953 C494 C493 C492 C491
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C915 C379 C4 C390 C27 C20 C26 C1


C306 C310 C268 C242 C264 C363 C1124 C1123 C920 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ

C919 C372 C286 C404 C1028


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


Title
[18]MEMORY_ FBB PARTITION[31_0
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 18 of 81

Frame Buffer Partition B B - 19


Schematic Diagrams

Frame Buffer Partition B

40OHM_NETCLASS1

MEMORY: FBB Partition 63..32 15,18 FBB_DBI[7..0]


FBB_DBI[7..0]
0 FBB_DBI0
1 FBB_DBI1
2 FBB_DBI2

3 FBB_DBI3

4 FBB_DBI4

5 FBB_DBI5
M10D 6 FBB_DBI6
7 FBB_DBI7

FBVDDQ FBB_EDC[7..0]
15,18 FBB_EDC[7..0] 0 FBB_EDC0
A11 VSS VDD A1 1 FBB_EDC1
A13 VSS VDD A14 2 FBB_EDC2
A2 VSS VDD E10 3 FBB_EDC3
A4 VSS VDD E5 4 FBB_EDC4
B1 VSS VDD H13 5 FBB_EDC5
B14 VSS VDD H2 6 FBB_EDC6
C10 VSS VDD L13 7 FBB_EDC7
C12 VSS VDD L2
C3 VSS VDD P10
C5 VSS VDD P5
D1 VSS VDD V1
D12 VSS VDD V14
D14 VSS
D3 VSS
E11 VSS
E4 VSS
F1 FBVDDQ FBB_D[63..32]
VSS 15 FBB_D[63..32] M10C
F12 FBB_CMD[52..28]
VSS 15 FBB_CMD[52..28]
F14 VSS VDDQ B10
F3 VSS VDDQ B5
G1 VSS VDDQ C1 33 FBB_CMD33 H3 CA0_A VREFC K1 FBB_VREFC_H
G12 VSS VDDQ C11 45 FBB_CMD45 G11 CA1_A
G14 VSS VDDQ C14 35 FBB_CMD35 G4 CA2_A
G3 C4 M10A M10B 46 FBB_CMD46 H12 R646
VSS VDDQ CA3_A 1K_1%_04
H11 VSS VDDQ E1 36 FBB_CMD36 H5 CA4_A
B.Schematic Diagrams

H4 VSS VDDQ E14 NORMAL NORMAL 43 FBB_CMD43 H10 CA5_A


L11 VSS VDDQ F11 48 FBB_CMD48 J12 CA6_A E7-E3
L4 VSS VDDQ F4 42 FBB_D42 B4 x16 x8 47 FBB_CMD47 J11 CA7_A
DQ0_A
M1 VSS VDDQ H1 41 FBB_D41 A3 32 FBB_D32 U4 DQ0_B NC 34 FBB_CMD34 J4 CA8_A
DQ1_A
M12 VSS VDDQ H14 40 FBB_D40 B3 35 FBB_D35 V3 DQ1_B NC 32 FBB_CMD32 J3 CA9_A
DQ2_A
M14 VSS VDDQ J13 45 FBB_D45 B2 33 FBB_D33 U3 DQ2_B NC 37 FBB_CMD37 J5 CABI_A
DQ3_A
M3 VSS VDDQ J2 46 FBB_D46 E3 39 FBB_D39 U2 DQ3_B NC 44 FBB_CMD44 G10 CKE_A
DQ4_A
N1 VSS VDDQ K13 44 FBB_D44 E2 36 FBB_D36 P3 DQ4_B NC
DQ5_A
N12 VSS VDDQ K2 43 FBB_D43 F2 38 FBB_D38 P2 DQ5_B NC TCK N5
DQ6_A
N14 VSS VDDQ L1 47 FBB_D47 G2 34 FBB_D34 N2 DQ6_B NC TDI F10
DQ7_A
N3 VSS VDDQ L14 37 FBB_D37 M2 DQ7_B NC TDO N10
P11 VSS VDDQ N11 FBB_EDC5 C2 EDC0_A TMS F5
P4 N4 FBB_DBI5 D2 FBB_EDC4 T2

Sheet 19 of 81
VSS VDDQ DBI0_A EDC0_B GND
R1 VSS VDDQ P1 FBB_DBI4 R2 DBI0_B NC
R12 VSS VDDQ P14 FBB_WCKB45 D4 WCK0_t_A 29 FBB_CMD29 L3 CA0_B
R14 T1 15 FBB_WCKB45 FBB_WCKB45# D5 FBB_WCK45 R4 52 FBB_CMD52 M11
VSS VDDQ 15 FBB_WCKB45# WCK0_c_A 15 FBB_WCK45 WCK0_t_B NC CA1_B
R3 VSS VDDQ T11 FBB_WCK45# R5 WCK0_c_B NC 40 FBB_CMD40 M4 CA2_B
T10 T14 15 FBB_WCK45# 50 FBB_CMD50 L12
VSS VDDQ CA3_B
T12 T4 FBB_D55 U11 FBB_CMD39 L5

Frame Buffer
x16 x8 55 39
VSS VDDQ DQ8_B CA4_B
T3 VSS VDDQ U10 63 FBB_D63 B11 NC 49 FBB_D49 V12 DQ9_B 42 FBB_CMD42 L10 CA5_B
DQ8_A
T5 VSS VDDQ U5 61 FBB_D61 A12 NC 54 FBB_D54 U12 DQ10_B 49 FBB_CMD49 K12 CA6_B
DQ9_A
U1 VSS 58 FBB_D58 B12 NC 48 FBB_D48 U13 DQ11_B 51 FBB_CMD51 K11 CA7_B
DQ10_A
U14 VSS 60 FBB_D60 B13 NC 52 FBB_D52 P12 DQ12_B 28 FBB_CMD28 K4 CA8_B
DQ11_A
V11 VSS 62 FBB_D62 E12 NC 51 FBB_D51 P13 DQ13_B 30 FBB_CMD30 K3 CA9_B
DQ12_A

Partition B
V13 VSS 56 FBB_D56 E13 NC 53 FBB_D53 N13 DQ14_B 38 FBB_CMD38 K5 CABI_B
DQ13_A
V2 1V8_AON 57 FBB_D57 F13 50 FBB_D50 M13 41 FBB_CMD41 M10 R48 121_1%_04
VSS DQ14_A NC DQ15_B CKE_B
V4 VSS 59 FBB_D59 G13 NC ZQ_A J14 FBB_ZQ_2_A E7-E3
DQ15_A
FBB_EDC6 T13 EDC1_B ZQ_B K14 FBB_ZQ_2_B
A10 FBB_EDC7 C13 FBB_DBI6 R13 R47 121_1%_04
VPP EDC1_A GND DBI1_B
VPP A5 FBB_DBI7 D13 DBI1_A
NC E7-E3
VPP V10 FBB_WCK67 R11 WCK1_t_B
V5 FBB_WCKB67 D11 15 FBB_WCK67 FBB_WCK67# R10 31 FBB_CMD31 J1
VPP 15 FBB_WCKB67 WCK1_t_A NC
15 FBB_WCK67# WCK1_c_B RESET
FBB_WCKB67# D10 WCK1_c_A NC
15 FBB_WCKB67#

Vinafix.com
K4Z80325BC-HC14 (16*256M*2CH)
P/N = K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) FBB_CLK1# K10 CLK_c
15 FBB_CLK1# FBB_CLK1 J10
E7-E3 P/N = P/N = CLK_t
15 FBB_CLK1
E7-E3 E7-E3

RFU_A G5
RFU_B M5

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3

FBVDDQ 1u_04 : 18/25 FBVDDQ 22u_06 : 6/7 1V8_AON


Right under DRAM Around DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C1122 C317 C287 C285 C469 C470 C441 C15 C29 C126 C322 C170 C424 C391 C109 C373 C252
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C3 C450 C8 C177 C202
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C1014 C221 C423 C413 C412 C349 C232 C40


C137 C117 C118 C1025 C30 C1026 C1121 C1040 C1010 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ

C484 C94 C300 C301 C299


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


Title
[19]MEMORY_ FBB PARTITION[63_3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 19 of 81

B - 20 Frame Buffer Partition B


Schematic Diagrams

GPU Frame Buffer Partition C_D

MEMORY: GPU Partition C/D

G1D G1E
GN20E GN20E
FBC_CMD[24..0]
FBC_D[63..0] FBC_CMD[52..28] FBC_CMD[24..0] 21 FBD_D[63..0] FBD_CMD[24..0]
21,22 FBC_D[63..0] 4/24 FBC FBC_CMD[52..28] 22 23,24 FBD_D[63..0] 5/24 FBD FBD_CMD[24..0] 23
FBD_CMD[52..28]
40OHM_NETCLASS1 40OHM_NETCLASS1 FBD_CMD[52..28] 24
0 FBC_D0 F7 FBC_D0 FBC_CMD0 B5 FBC_CMD0 0 0 FBD_D0 AR4 FBD_D0 FBD_CMD0 AU1 FBD_CMD0 0
1 FBC_D1 H5 FBC_D1 FBC_CMD1 A5 FBC_CMD1 1 1 FBD_D1 AP8 FBD_D1 FBD_CMD1 AU4 FBD_CMD1 1
2 FBC_D2 F8 FBC_D2 FBC_CMD2 C5 FBC_CMD2 2 2 FBD_D2 AP6 FBD_D2 FBD_CMD2 AT1 FBD_CMD2 2
3 FBC_D3 G5 FBC_D3 FBC_CMD3 A6 FBC_CMD3 3 3 FBD_D3 AR6 FBD_D3 FBD_CMD3 AR2 FBD_CMD3 3
4 FBC_D4 H8 FBC_D4 FBC_CMD4 B7 FBC_CMD4 4 4 FBD_D4 AM6 FBD_D4 FBD_CMD4 AR1 FBD_CMD4 4
5 FBC_D5 E8 FBC_D5 FBC_CMD5 A7 FBC_CMD5 5 5 FBD_D5 AP3 FBD_D5 FBD_CMD5 AP1 FBD_CMD5 5
6 FBC_D6 C8 FBC_D6 FBC_CMD6 A8 FBC_CMD6 6 GDDR6 CMD Mapping x16 Mode 6 FBD_D6 AP5 FBD_D6 FBD_CMD6 AP4 FBD_CMD6 6
7 FBC_D7 D10 FBC_D7 FBC_CMD7 D8 FBC_CMD7 7 Lower 0..31 Upper 32..63 7 FBD_D7 AM9 FBD_D7 FBD_CMD7 AN1 FBD_CMD7 7
8 FBC_D8 D2 FBC_D8 FBC_CMD8 A9 FBC_CMD8 8 DRAM1 DRAM2 8 FBD_D8 AU5 FBD_D8 FBD_CMD8 AM2 FBD_CMD8 8
9 FBC_D9 E1 FBC_D9 FBC_CMD9 B10 FBC_CMD9 9 CHA-Byte 0,1 CHA-Byte 4,5 9 FBD_D9 AV6 FBD_D9 FBD_CMD9 AM1 FBD_CMD9 9
10 FBC_D10 C2 FBC_D10 FBC_CMD10 A10 FBC_CMD10 10 10 FBD_D10 AV9 FBD_D10 FBD_CMD10 AL1 FBD_CMD10 10
11 FBC_D11 D3 FBC_D11 FBC_CMD11 A11 FBC_CMD11 11 CA0_A CMD1 CMD33 11 FBD_D11 AU3 FBD_D11 FBD_CMD11 AL4 FBD_CMD11 11
12 FBC_D12 C3 FBC_D12 FBC_CMD12 D11 FBC_CMD12 12 CA1_A CMD13 CMD45 12 FBD_D12 AU6 FBD_D12 FBD_CMD12 AK1 FBD_CMD12 12
13 FBC_D13 B4 FBC_D13 FBC_CMD13 A12 FBC_CMD13 13 CA2_A CMD12 CMD35 13 FBD_D13 AU8 FBD_D13 FBD_CMD13 AJ2 FBD_CMD13 13
14 FBC_D14 E4 FBC_D14 FBC_CMD14 B13 FBC_CMD14 14 CA3_A CMD24 CMD46 14 FBD_D14 AU10 FBD_D14 FBD_CMD14 AJ1 FBD_CMD14 14
15 FBC_D15 D5 FBC_D15 FBC_CMD15 A13 FBC_CMD15 15 CA4_A CMD11 CMD36 15 FBD_D15 AR7 FBD_D15 FBD_CMD15 AH1 FBD_CMD15 15
16 FBC_D16 F17 FBC_D16 FBC_CMD16 A14 FBC_CMD16 16 CA5_A CMD15 CMD43 16 FBD_D16 AF6 FBD_D16 FBD_CMD16 AH4 FBD_CMD16 16
17 FBC_D17 E14 FBC_D17 FBC_CMD17 D14 FBC_CMD17 17 CA6_A CMD22 CMD48 17 FBD_D17 AH5 FBD_D17 FBD_CMD17 AG1 FBD_CMD17 17
18 FBC_D18 C14 FBC_D18 FBC_CMD18 A15 FBC_CMD18 18 CA7_A CMD23 CMD47 18 FBD_D18 AH3 FBD_D18 FBD_CMD18 AF2 FBD_CMD18 18
19 FBC_D19 H14 FBC_D19 FBC_CMD19 B16 FBC_CMD19 19 CA8_A CMD0 CMD34 19 FBD_D19 AF9 FBD_D19 FBD_CMD19 AF1 FBD_CMD19 19
20 FBC_D20 E17 FBC_D20 FBC_CMD20 A16 FBC_CMD20 20 CA9_A CMD2 CMD32 20 FBD_D20 AE6 FBD_D20 FBD_CMD20 AE1 FBD_CMD20 20
21 FBC_D21 F16 FBC_D21 FBC_CMD21 A17 FBC_CMD21 21 CABI_A CMD10 CMD37 21 FBD_D21 AE8 FBD_D21 FBD_CMD21 AE4 FBD_CMD21 21

B.Schematic Diagrams
22 FBC_D22 C17 FBC_D22 FBC_CMD22 D17 FBC_CMD22 22 CKE_A CMD14 CMD44 22 FBD_D22 AE5 FBD_D22 FBD_CMD22 AD1 FBD_CMD22 22
23 FBC_D23 H17 FBC_D23 FBC_CMD23 A18 FBC_CMD23 23 23 FBD_D23 AE10 FBD_D23 FBD_CMD23 AC2 FBD_CMD23 23
24 FBC_D24 F10 FBC_D24 FBC_CMD24 B19 FBC_CMD24 24 CHB-Byte 2,3 CHB-Byte 6,7 24 FBD_D24 AL6 FBD_D24 FBD_CMD24 AC1 FBD_CMD24 24
25 FBC_D25 G10 FBC_D25 FBC_CMD25_NC A19 25 CA0_B CMD5 CMD29 25 FBD_D25 AL3 FBD_D25 FBD_CMD25_NC AB1 25
26 FBC_D26 C11 FBC_D26 FBC_CMD26_NC A20 26 CA1_B CMD18 CMD52 26 FBD_D26 AL5 FBD_D26 FBD_CMD26_NC AB4 26
27 FBC_D27 E11 FBC_D27 FBC_CMD27 B20 27 CA2_B CMD7 CMD40 27 FBD_D27 AL8 FBD_D27 FBD_CMD27 AB2 27
28 FBC_D28 F11 FBC_D28 FBC_CMD28 A36 FBC_CMD28 28 CA3_B CMD20 CMD50 28 FBD_D28 AJ6 FBD_D28 FBD_CMD28 G2 FBD_CMD28 28
29 FBC_D29 F13 FBC_D29 FBC_CMD29 D35 FBC_CMD29 29 CA4_B CMD8 CMD39 29 FBD_D29 AL10 FBD_D29 FBD_CMD29 G1 FBD_CMD29 29
30 FBC_D30 F14 FBC_D30 FBC_CMD30 A35 FBC_CMD30 30 CA5_B CMD16 CMD42 30 FBD_D30 AH6 FBD_D30 FBD_CMD30 G3 FBD_CMD30 30
31 FBC_D31 H11 FBC_D31 FBC_CMD31 A34 FBC_CMD31 31 CA6_B CMD21 CMD49 31 FBD_D31 AH8 FBD_D31 FBD_CMD31 H1 FBD_CMD31 31
32 FBC_D32 F26 FBC_D32 FBC_CMD32 B34 FBC_CMD32 32 CA7_B CMD19 CMD51 32 FBD_D32 T5 FBD_D32 FBD_CMD32 H2 FBD_CMD32 32

Sheet 20 of 81
33 FBC_D33 E26 FBC_D33 FBC_CMD33 A33 FBC_CMD33 33 CA8_B CMD6 CMD28 33 FBD_D33 T6 FBD_D33 FBD_CMD33 J1 FBD_CMD33 33
34 FBC_D34 H26 FBC_D34 FBC_CMD34 D32 FBC_CMD34 34 CA9_B CMD4 CMD30 34 FBD_D34 P6 FBD_D34 FBD_CMD34 K4 FBD_CMD34 34
35 FBC_D35 D28 FBC_D35 FBC_CMD35 A32 FBC_CMD35 35 CABI_B CMD9 CMD38 35 FBD_D35 T8 FBD_D35 FBD_CMD35 K1 FBD_CMD35 35
36 FBC_D36 C26 FBC_D36 FBC_CMD36 A31 FBC_CMD36 36 CKE_B CMD17 CMD41 36 FBD_D36 T3 FBD_D36 FBD_CMD36 K2 FBD_CMD36 36
37 FBC_D37 E29 FBC_D37 FBC_CMD37 B31 FBC_CMD37 37 37 FBD_D37 N5 FBD_D37 FBD_CMD37 L1 FBD_CMD37 37
38 FBC_D38 F28 FBC_D38 FBC_CMD38 A30 FBC_CMD38 38 38 FBD_D38 N3 FBD_D38 FBD_CMD38 L2 FBD_CMD38 38

GPU Frame Buffer


RESET* CMD3 CMD31
39 FBC_D39 G28 FBC_D39 FBC_CMD39 D29 FBC_CMD39 39 39 FBD_D39 N6 FBD_D39 FBD_CMD39 M1 FBD_CMD39 39
40 FBC_D40 F31 FBC_D40 FBC_CMD40 A29 FBC_CMD40 40 40 FBD_D40 L6 FBD_D40 FBD_CMD40 N4 FBD_CMD40 40
41 FBC_D41 K29 FBC_D41 FBC_CMD41 A28 FBC_CMD41 41 41 FBD_D41 N8 FBD_D41 FBD_CMD41 N1 FBD_CMD41 41
42 FBC_D42 H29 FBC_D42 FBC_CMD42 B28 FBC_CMD42 42 42 FBD_D42 K6 FBD_D42 FBD_CMD42 P1 FBD_CMD42 42
43 FBC_D43 J28 FBC_D43 FBC_CMD43 A27 FBC_CMD43 43 43 FBD_D43 L9 FBD_D43 FBD_CMD43 P2 FBD_CMD43 43
44 FBC_D44 D31 D26 FBC_CMD44 44 44 FBD_D44 K3 R1 FBD_CMD44 44

Partition C_D
FBC_D44 FBC_CMD44 FBD_D44 FBD_CMD44
45 FBC_D45 G31 FBC_D45 FBC_CMD45 A26 FBC_CMD45 45 45 FBD_D45 K5 FBD_D45 FBD_CMD45 T4 FBD_CMD45 45
46 FBC_D46 E32 FBC_D46 FBC_CMD46 A25 FBC_CMD46 46 46 FBD_D46 J2 FBD_D46 FBD_CMD46 T1 FBD_CMD46 46
47 FBC_D47 H31 FBC_D47 FBC_CMD47 B25 FBC_CMD47 47 47 FBD_D47 K8 FBD_D47 FBD_CMD47 U1 FBD_CMD47 47
48 FBC_D48 F19 FBC_D48 FBC_CMD48 A24 FBC_CMD48 48 48 FBD_D48 AC7 FBD_D48 FBD_CMD48 U2 FBD_CMD48 48
49 FBC_D49 K17 FBC_D49 FBC_CMD49 D23 FBC_CMD49 49 49 FBD_D49 AE3 FBD_D49 FBD_CMD49 V1 FBD_CMD49 49
50 FBC_D50 C20 FBC_D50 FBC_CMD50 A23 FBC_CMD50 50 50 FBD_D50 AC6 FBD_D50 FBD_CMD50 W4 FBD_CMD50 50
51 FBC_D51 J19 FBC_D51 FBC_CMD51 A22 FBC_CMD51 51 51 FBD_D51 AC4 FBD_D51 FBD_CMD51 W1 FBD_CMD51 51
52 FBC_D52 E20 FBC_D52 FBC_CMD52 B22 FBC_CMD52 52 52 FBD_D52 AB3 FBD_D52 FBD_CMD52 Y1 FBD_CMD52 52
53 FBC_D53 F20 FBC_D53 FBC_CMD53_NC A21 53 FBD_D53 AB5 FBD_D53 FBD_CMD53_NC Y2

Vinafix.com
54 FBC_D54 K20 FBC_D54 FBC_CMD54_NC D20 54 FBD_D54 AB6 FBD_D54 FBD_CMD54_NC AA1
55 FBC_D55 H20 FBC_D55 FBC_CMD55 B23 55 FBD_D55 AB8 FBD_D55 FBD_CMD55 W2
56 FBC_D56 G22 FBC_D56 56 FBD_D56 W6 FBD_D56
57 FBC_D57 F22 FBC_D57 57 FBD_D57 W8 FBD_D57
58 FBC_D58 C23 FBC_D58 58 FBD_D58 W5 FBD_D58
59 FBC_D59 D22 FBC_D59 59 FBD_D59 Y6 FBD_D59
60 FBC_D60 E23 FBC_D60 60 FBD_D60 W3 FBD_D60
61 FBC_D61 F23 FBC_D61 61 FBD_D61 U9 FBD_D61
62 FBC_D62 F25 FBC_D62 FBC_CLK0 K22 FBC_CLK0 FBC_CLK0 80DIFF_NETCLASS1 62 FBD_D62 U6 FBD_D62 FBD_CLK0 AC10 FBD_CLK0 FBD_CLK0 80DIFF_NETCLASS1
63 FBC_D63 H23 J22 FBC_CLK0# FBC_CLK0 21 63 FBD_D63 T10 AC9 FBD_CLK0# FBD_CLK0
FBD_CLK0 23
FBC_D63 FBC_CLK0 FBC_CLK0 80DIFF_NETCLASS1
FBC_CLK0# 21 FBD_D63 FBD_CLK0 80DIFF_NETCLASS1
FBD_CLK0# 23
FBC_CLK1 K23 FBC_CLK1 FBC_CLK1 80DIFF_NETCLASS1 FBD_CLK1 AB10 FBD_CLK1 FBD_CLK1 80DIFF_NETCLASS1
FBC_DBI[7..0] J23 FBC_CLK1# FBC_CLK1 22 FBD_DBI[7..0] AB9 FBD_CLK1# FBD_CLK1
FBD_CLK1 24
21,22 FBC_DBI[7..0] FBC_CLK1 FBC_CLK1 80DIFF_NETCLASS1
FBC_CLK1# 22 23,24 FBD_DBI[7..0] FBD_CLK1 80DIFF_NETCLASS1
FBD_CLK1# 24
40OHM_NETCLASS1 0 FBC_DBI0 G7 FBC_DQM0 40OHM_NETCLASS1 0 FBD_DBI0 AM7 FBD_DQM0
1 FBC_DBI1 E3 FBC_DQM1 1 FBD_DBI1 AV7 FBD_DQM1
FBD_WCK01
2 FBC_DBI2 G16 FBC_DQM2 FBC_WCK01 K13 FBC_WCK01 FBC_WCK01 80DIFF_NETCLASS1 2 FBD_DBI2 AF7 FBD_DQM2 FBD_WCK01 AP9 FBD_WCK01 80DIFF_NETCLASS1
3 FBC_DBI3 G13 J13 FBC_WCK01# FBC_WCK01 21 3 FBD_DBI3 AJ7 AP10 FBD_WCK01# FBD_WCK01
FBD_WCK01 23
FBC_DQM3 FBC_WCK01 FBC_WCK01 80DIFF_NETCLASS1
FBC_WCK01# 21 FBD_DQM3 FBD_WCK01 80DIFF_NETCLASS1
FBD_WCK01# 23
4 FBC_DBI4 F29 K11 FBC_WCKB01 4 FBD_DBI4 P7 AR9 FBD_WCKB01 FBD_WCKB01
FBC_DQM4 FBC_WCKB01 FBC_WCKB01 80DIFF_NETCLASS1
FBC_WCKB01 21 FBD_DQM4 FBD_WCKB01 80DIFF_NETCLASS1
FBD_WCKB01 23
5 FBC_DBI5 F32 J11 FBC_WCKB01# 5 FBD_DBI5 L7 AR10 FBD_WCKB01# FBD_WCKB01
FBC_DQM5 FBC_WCKB01 FBC_WCKB01 80DIFF_NETCLASS1
FBC_WCKB01# 21 FBD_DQM5 FBD_WCKB01 FBD_WCK23
80DIFF_NETCLASS1
FBD_WCKB01# 23
6 FBC_DBI6 G19 FBC_DQM6 FBC_WCK23 J16 FBC_WCK23 FBC_WCK23 80DIFF_NETCLASS1 6 FBD_DBI6 Y7 FBD_DQM6 FBD_WCK23 AH10 FBD_WCK23 80DIFF_NETCLASS1
7 FBC_DBI7 G25 K16 FBC_WCK23# FBC_WCK23 21 7 FBD_DBI7 U7 AH9 FBD_WCK23# FBD_WCK23
FBD_WCK23 23
FBC_DQM7 FBC_WCK23 FBC_WCK23 80DIFF_NETCLASS1
FBC_WCK23# 21 FBD_DQM7 FBD_WCK23 80DIFF_NETCLASS1
FBD_WCK23# 23
FBD_WCKB23
FBC_WCKB23 J14 FBC_WCKB23 FBC_WCKB23 80DIFF_NETCLASS1 FBD_WCKB23 AJ10 FBD_WCKB23 80DIFF_NETCLASS1
FBC_EDC[7..0] K14 FBC_WCKB23# FBC_WCKB23 21 FBD_EDC[7..0] AJ9 FBD_WCKB23# FBD_WCKB23
FBD_WCKB23 23
21,22 FBC_EDC[7..0] FBC_WCKB23 FBC_WCKB23 80DIFF_NETCLASS1
FBC_WCKB23# 21 23,24 FBD_EDC[7..0] FBD_WCKB23 80DIFF_NETCLASS1
FBD_WCKB23# 23
0 FBC_EDC0 D7 K31 FBC_WCK45 0 FBD_EDC0 AM4 P10 FBD_WCK45 FBD_WCK45
40OHM_NETCLASS1 FBC_DQS_WP0 FBC_WCK45 FBC_WCK45 80DIFF_NETCLASS1
FBC_WCK45 22 40OHM_NETCLASS1 FBD_DQS_WP0 FBD_WCK45 80DIFF_NETCLASS1
FBD_WCK45 24
FBD_WCK45#
1 FBC_EDC1 B3 FBC_DQS_WP1 FBC_WCK45 J31 FBC_WCK45# FBC_WCK45 80DIFF_NETCLASS1 1 FBD_EDC1 AV4 FBD_DQS_WP1 FBD_WCK45 P9 FBD_WCK45 80DIFF_NETCLASS1
2 FBC_EDC2 D16 K32 FBC_WCKB45 FBC_WCK45# 22 2 FBD_EDC2 AF4 N10 FBD_WCKB45 FBD_WCKB45
FBD_WCK45# 24
FBC_DQS_WP2 FBC_WCKB45 FBC_WCKB45 80DIFF_NETCLASS1
FBC_WCKB45 22 FBD_DQS_WP2 FBD_WCKB45 FBD_WCKB45#
80DIFF_NETCLASS1
FBD_WCKB45 24
3 FBC_EDC3 D13 FBC_DQS_WP3 FBC_WCKB45 J32 FBC_WCKB45# FBC_WCKB45 80DIFF_NETCLASS1 3 FBD_EDC3 AJ4 FBD_DQS_WP3 FBD_WCKB45 N9 FBD_WCKB45 80DIFF_NETCLASS1
4 FBC_EDC4 C29 K25 FBC_WCK67 FBC_WCKB45# 22 4 FBD_EDC4 P4 Y10 FBD_WCK67 FBD_WCK67
FBD_WCKB45# 24
FBC_DQS_WP4 FBC_WCK67 FBC_WCK67 80DIFF_NETCLASS1
FBC_WCK67 22 FBD_DQS_WP4 FBD_WCK67 80DIFF_NETCLASS1
FBD_WCK67 24
5 FBC_EDC5 C32 J25 FBC_WCK67# 5 FBD_EDC5 L4 Y9 FBD_WCK67# FBD_WCK67
FBC_DQS_WP5 FBC_WCK67 FBC_WCK67 80DIFF_NETCLASS1
FBC_WCK67# 22 FBD_DQS_WP5 FBD_WCK67 FBD_WCKB67
80DIFF_NETCLASS1
FBD_WCK67# 24
6 FBC_EDC6 D19 FBC_DQS_WP6 FBC_WCKB67 J26 FBC_WCKB67 FBC_WCKB67 80DIFF_NETCLASS1 6 FBD_EDC6 Y4 FBD_DQS_WP6 FBD_WCKB67 W9 FBD_WCKB67 80DIFF_NETCLASS1
7 FBC_EDC7 D25 K26 FBC_WCKB67# FBC_WCKB67 22 7 FBD_EDC7 U4 W10 FBD_WCKB67# FBD_WCKB67
FBD_WCKB67 24
FBC_DQS_WP7 FBC_WCKB67 FBC_WCKB67 80DIFF_NETCLASS1
FBC_WCKB67# 22 FBD_DQS_WP7 FBD_WCKB67 80DIFF_NETCLASS1
FBD_WCKB67# 24

BP32 GND BP48 GND


BP34 GND BR1 GND
BP36 GND BR12 GND
BP38 GND BR15 GND
BP40 GND BR18 GND
BP42 GND BR2 GND
BP44 GND BR21 GND
BP46 L35 1V8_FB_PLL_REF BR24 T46 1V8_FB_PLL_REF
GND FB_PLLVDD 1V8_FB_PLL_REF 15,20 GND FB_PLLVDD 1V8_FB_PLL_REF 15,20

C392 C228
1u_6.3V_X6S_04 1u_6.3V_X6S_04
E7-E3
E7-E3

E7-E3 E7-E3

FBVDDQ FBVDDQ FBVDDQ FBVDDQ

CKE_A CKE_B
R38 R21 R37 R5 CKE_A R116 R95 CKE_B R118 R96
10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04 10K_1%_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


FBC_CMD14 FBC_CMD17 FBD_CMD14 FBD_CMD17
E7-E3 E7-E3
FBC_CMD44 FBC_CMD41 FBD_CMD44 FBD_CMD41

FBC_CMD3 FBD_CMD3
FBC_CMD31 FBD_CMD31

R587 R625 R630 R681 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


10K_1%_04 10K_1%_04 RESET 10K_1%_04 10K_1%_04
Title
RESET [20]MEMORY_ GPU PARTITION C_D
E7-E3 E7-E3 E7-E3 E7-E3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 20 of 81

GPU Frame Buffer Partition C_D B - 21


Schematic Diagrams

Frame Buffer Partition C


40OHM_NETCLASS1

FBC_DBI[7..0]
20,22 FBC_DBI[7..0]

MEMORY: FBC Partition 31..0 0


1
FBC_DBI0
FBC_DBI1
2 FBC_DBI2
3 FBC_DBI3
4 FBC_DBI4
40OHM_NETCLASS1 5 FBC_DBI5
6 FBC_DBI6
7 FBC_DBI7
FBC_EDC[7..0]
20,22 FBC_EDC[7..0]
M9D
0 FBC_EDC0
1 FBC_EDC1
2 FBC_EDC2
FBVDDQ 3 FBC_EDC3
4 FBC_EDC4
A11 VSS VDD A1 5 FBC_EDC5
A13 VSS VDD A14 6 FBC_EDC6
A2 VSS VDD E10 7 FBC_EDC7
A4 VSS VDD E5
B1 VSS VDD H13
B14 VSS VDD H2
C10 VSS VDD L13
C12 VSS VDD L2
C3 VSS VDD P10
C5 VSS VDD P5
D1 VSS VDD V1 FBC_D[31..0]
D12 V14 20 FBC_D[31..0] FBC_CMD[24..0] M9C
VSS VDD 20 FBC_CMD[24..0]
D14 VSS
D3 VSS
E11 VSS 1 FBC_CMD1 H3 K1 FBC_VREFC
CA0_A VREFC
E4 VSS 13 FBC_CMD13 G11 CA1_A
F1 VSS FBVDDQ 12 FBC_CMD12 G4
M9A M9B CA2_A R66
F12 VSS 24 FBC_CMD24 H12 CA3_A 1K_1%_04
F14 VSS VDDQ B10 11 FBC_CMD11 H5 CA4_A
F3 VSS VDDQ B5 NORMAL NORMAL 15 FBC_CMD15 H10 CA5_A
G1 C1 E7-E3
B.Schematic Diagrams

VSS VDDQ 22 FBC_CMD22 J12 CA6_A


G12 VSS VDDQ C11 9 FBC_D9 B4 x16 x8 23 FBC_CMD23 J11
DQ0_A CA7_A
G14 VSS VDDQ C14 8 FBC_D8 A3 5 FBC_D5 U4 0 FBC_CMD0 J4
DQ1_A DQ0_B NC CA8_A
G3 VSS VDDQ C4 15 FBC_D15 B3 6 FBC_D6 V3 2 FBC_CMD2 J3
DQ2_A DQ1_B NC CA9_A
H11 VSS VDDQ E1 10 FBC_D10 B2 2 FBC_D2 U3 10 FBC_CMD10 J5
DQ3_A DQ2_B NC CABI_A
H4 VSS VDDQ E14 13 FBC_D13 E3 0 FBC_D0 U2 14 FBC_CMD14 G10
DQ4_A DQ3_B NC CKE_A
L11 VSS VDDQ F11 12 FBC_D12 E2 4 FBC_D4 P3
DQ5_A DQ4_B NC
L4 VSS VDDQ F4 14 FBC_D14 F2 7 FBC_D7 P2 N5
DQ6_A DQ5_B NC TCK
M1 VSS VDDQ H1 11 FBC_D11 G2 3 FBC_D3 N2 F10
DQ7_A DQ6_B NC TDI
M12 VSS VDDQ H14 1 FBC_D1 M2 N10
DQ7_B NC TDO
M14 VSS VDDQ J13 FBC_EDC1 C2 F5
EDC0_A TMS
M3 VSS VDDQ J2 FBC_DBI1 D2 FBC_EDC0 T2
DBI0_A EDC0_B GND
N1 K13 FBC_DBI0 R2

Sheet 21 of 81
VSS VDDQ DBI0_B NC
N12 VSS VDDQ K2 FBC_WCKB01 D4 5 FBC_CMD5 L3
20 FBC_WCKB01 WCK0_t_A CA0_B
N14 VSS VDDQ L1 FBC_WCKB01# D5 FBC_WCK01 R4 18 FBC_CMD18 M11
20 FBC_WCKB01# WCK0_c_A 20 FBC_WCK01 WCK0_t_B NC CA1_B
N3 VSS VDDQ L14 FBC_WCK01# R5 7 FBC_CMD7 M4
20 FBC_WCK01# WCK0_c_B NC CA2_B
P11 VSS VDDQ N11 20 FBC_CMD20 L12 CA3_B
P4 VSS VDDQ N4 x16 x8 21 FBC_D19 U11 8 FBC_CMD8 L5
DQ8_B CA4_B

Frame Buffer
R1 VSS VDDQ P1 24 FBC_D25 B11 20 FBC_D18 V12 16 FBC_CMD16 L10
DQ8_A NC DQ9_B CA5_B
R12 VSS VDDQ P14 27 FBC_D31 A12 22 FBC_D17 U12 21 FBC_CMD21 K12
DQ9_A NC DQ10_B CA6_B
R14 VSS VDDQ T1 29 FBC_D24 B12 19 FBC_D21 U13 19 FBC_CMD19 K11
DQ10_A NC DQ11_B CA7_B
R3 VSS VDDQ T11 30 FBC_D30 B13 18 FBC_D22 P12 6 FBC_CMD6 K4
DQ11_A NC DQ12_B CA8_B
T10 VSS VDDQ T14 31 FBC_D27 E12 17 FBC_D20 P13 4 FBC_CMD4 K3
DQ12_A NC DQ13_B CA9_B
T12 VSS VDDQ T4 25 FBC_D29 E13 23 FBC_D16 N13 9 FBC_CMD9 K5
NC DQ14_B CABI_B

Partition C
T3 U10 DQ13_A
VSS VDDQ 28 FBC_D26 F13 NC 16 FBC_D23 M13 DQ15_B 17 FBC_CMD17 M10 CKE_B R19 121_1%_04
T5 U5 DQ14_A
VSS VDDQ 26 FBC_D28 G13 NC ZQ_A J14 FBC_ZQ_1_A
E7-E3
U1 DQ15_A
VSS FBC_EDC2 T13 EDC1_B ZQ_B K14 FBC_ZQ_1_B
U14 VSS FBC_EDC3 C13 FBC_DBI2 R13 R18 121_1%_04
EDC1_A GND DBI1_B
V11 VSS FBC_DBI3 D13 E7-E3
DBI1_A
V13 VSS NC FBC_WCK23 R11
20 FBC_WCK23 WCK1_t_B
V2 VSS 1V8_AON FBC_WCKB23 D11 FBC_WCK23# R10 3 FBC_CMD3 J1
20 FBC_WCKB23 WCK1_t_A NC
20 FBC_WCK23# WCK1_c_B RESET
V4 VSS FBC_WCKB23# D10
20 FBC_WCKB23# WCK1_c_A NC

Vinafix.com
VPP A10
VPP A5 K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) FBC_CLK0# K10
20 FBC_CLK0# CLK_c
VPP V10 P/N = P/N = FBC_CLK0 J10
20 FBC_CLK0 CLK_t
VPP V5
E7-E3 E7-E3

RFU_A G5
K4Z80325BC-HC14 (16*256M*2CH) RFU_B M5
P/N =
E7-E3

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3

FBVDDQ 1u_04 : 18/25 FBVDDQ 22u_06 : 6/7 1V8_AON


Right under DRAM Around DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C1064 C1052 C1051 C1050 C1042 C1021 C1049 C981 C112 C185 C348 C54 C77 C302 C191 C171 C222
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C305 C321 C1135 C141 C212
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C95 C42 C165 C75 C380 C266 C283 C314 C187 C485 C196 C219 C157 C166 C163 C156 C13
10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 10u_4V_X6S_06 *10u_4V_X6S_06

E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ

C452 C281 C259 C227 C426


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

ᙔ Ϻ ႝ တ DMFWP DP/
Title
[21]MEMORY_ FBC PARTITION[31_0
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 21 of 81

Vinafix.com

B - 22 Frame Buffer Partition C


Schematic Diagrams

Frame Buffer Partition C

MEMORY: FBC Partition 63..32 40OHM_NETCLASS1

FBC_DBI[7..0]
20,21 FBC_DBI[7..0]
0 FBC_DBI0
1 FBC_DBI1
2 FBC_DBI2
3 FBC_DBI3
4 FBC_DBI4
40OHM_NETCLASS1 5 FBC_DBI5
M7D 6 FBC_DBI6
7 FBC_DBI7
FBC_EDC[7..0]
20,21 FBC_EDC[7..0]
FBVDDQ
0 FBC_EDC0
FBC_EDC1
A11 VSS VDD A1 1

A13 A14 2 FBC_EDC2


VSS VDD
A2 E10 3 FBC_EDC3
VSS VDD
4 FBC_EDC4
A4 VSS VDD E5
FBC_EDC5
B1 VSS VDD H13 5
FBC_EDC6
B14 VSS VDD H2 6

C10 L13 7 FBC_EDC7


VSS VDD
C12 VSS VDD L2
C3 VSS VDD P10
C5 VSS VDD P5
D1 VSS VDD V1
D12 VSS VDD V14
D14 VSS
D3 VSS
E11 VSS FBC_D[63..32]
E4 VSS 20 FBC_D[63..32]
F1 VSS FBVDDQ
F12 VSS M7C
F14 B10 FBC_CMD[52..28]
VSS VDDQ 20 FBC_CMD[52..28]
F3 VSS VDDQ B5
G1 VSS VDDQ C1 M7A M7B
G12 VSS VDDQ C11 33 FBC_CMD33 H3 CA0_A VREFC K1 FBC_VREFC_H
G14 C14 45 FBC_CMD45 G11 CA1_A
VSS VDDQ
G4

B.Schematic Diagrams
NORMAL NORMAL 35 FBC_CMD35
G3 VSS VDDQ C4 CA2_A
FBC_CMD46 H12 R586
H11 VSS VDDQ E1 46 CA3_A 1K_1%_04
H4 E14 45 FBC_D45 B4 x16 x8 36 FBC_CMD36 H5 CA4_A
VSS VDDQ DQ0_A
L11 VSS VDDQ F11 44 FBC_D44 A3 DQ1_A
33 FBC_D33 U4 DQ0_B NC 43 FBC_CMD43 H10 CA5_A
FBC_D40 B3 FBC_D32 V3 FBC_CMD48 J12 E7-E3
L4 VSS VDDQ F4 40
DQ2_A
32
DQ1_B NC 48
CA6_A
M1 H1 46 FBC_D46 B2 36 FBC_D36 U3 DQ2_B NC 47 FBC_CMD47 J11 CA7_A
VSS VDDQ DQ3_A
M12 H14 42 FBC_D42 E3 34 FBC_D34 U2 DQ3_B NC 34 FBC_CMD34 J4 CA8_A
VSS VDDQ DQ4_A
M14 J13 41 FBC_D41 E2 39 FBC_D39 P3 DQ4_B NC 32 FBC_CMD32 J3 CA9_A
VSS VDDQ DQ5_A
M3 VSS VDDQ J2 43 FBC_D43 F2 DQ6_A
37 FBC_D37 P2 DQ5_B NC 37 FBC_CMD37 J5 CABI_A
N1 K13 47 FBC_D47 G2 35 FBC_D35 N2 DQ6_B NC 44 FBC_CMD44 G10 CKE_A
VSS VDDQ DQ7_A
N12 K2 38 FBC_D38 M2 DQ7_B NC
VSS VDDQ
C2 N5

Sheet 22 of 81
FBC_EDC5
N14 VSS VDDQ L1 EDC0_A TCK
N3 L14 FBC_DBI5 D2 DBI0_A
FBC_EDC4 T2 EDC0_B GND TDI F10
VSS VDDQ
P11 VSS VDDQ N11 FBC_DBI4 R2 DBI0_B NC TDO N10
P4 N4 FBC_WCKB45 D4 WCK0_t_A TMS F5
VSS VDDQ 20 FBC_WCKB45
R1 P1 FBC_WCKB45# D5 WCK0_c_A FBC_WCK45 R4 WCK0_t_B NC
VSS VDDQ 20 FBC_WCKB45# 20 FBC_WCK45
R12 P14 FBC_WCK45# R5 WCK0_c_B NC
VSS VDDQ 20 FBC_WCK45#

Frame Buffer
R14 T1 29 FBC_CMD29 L3 CA0_B
VSS VDDQ
R3 VSS VDDQ T11 x16 x8 49 FBC_D49 U11 DQ8_B 52 FBC_CMD52 M11 CA1_B
T10 T14 62 FBC_D62 B11 NC 51 FBC_D51 V12 DQ9_B 40 FBC_CMD40 M4 CA2_B
VSS VDDQ DQ8_A
T12 T4 60 FBC_D60 A12 NC 48 FBC_D48 U12 DQ10_B 50 FBC_CMD50 L12 CA3_B
VSS VDDQ DQ9_A
T3 U10 61 FBC_D61 B12 NC 54 FBC_D54 U13 DQ11_B 39 FBC_CMD39 L5 CA4_B
VSS VDDQ DQ10_A
T5 U5 58 FBC_D58 B13 NC 55 FBC_D55 P12 DQ12_B 42 FBC_CMD42 L10 CA5_B
VSS VDDQ DQ11_A

Partition C
U1 VSS
63 FBC_D63 E12 DQ12_A NC 52 FBC_D52 P13 DQ13_B 49 FBC_CMD49 K12 CA6_B
U14 57 FBC_D57 E13 NC 53 FBC_D53 N13 DQ14_B 51 FBC_CMD51 K11 CA7_B
VSS DQ13_A
V11 59 FBC_D59 F13 NC 50 FBC_D50 M13 DQ15_B 28 FBC_CMD28 K4 CA8_B
VSS DQ14_A
V13 56 FBC_D56 G13 NC 30 FBC_CMD30 K3 CA9_B
VSS DQ15_A
V2 FBC_EDC6 T13 EDC1_B 38 FBC_CMD38 K5 CABI_B
VSS
V4 VSS
1V8_AON FBC_EDC7 C13 EDC1_A GND
FBC_DBI6 R13 DBI1_B 41 FBC_CMD41 M10 CKE_B R17 121_1%_04
FBC_DBI7 D13 DBI1_A ZQ_A J14 FBC_ZQ_2_A
E7-E3
NC
A10 FBC_WCK67 R11 WCK1_t_B ZQ_B K14 FBC_ZQ_2_B
VPP 20 FBC_WCK67
A5 FBC_WCKB67 D11 WCK1_t_A NC
FBC_WCK67# R10 WCK1_c_B R7 121_1%_04
VPP 20 FBC_WCKB67 20 FBC_WCK67#

Vinafix.com
V10 FBC_WCKB67# D10 WCK1_c_A NC
VPP 20 FBC_WCKB67# E7-E3
VPP V5
31 FBC_CMD31 J1 RESET
K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH)
K4Z80325BC-HC14 (16*256M*2CH) P/N = P/N =
P/N = E7-E3 E7-E3
FBC_CLK1# K10 CLK_c
E7-E3 20 FBC_CLK1# FBC_CLK1 J10 CLK_t
20 FBC_CLK1

RFU_A G5
RFU_B M5

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7-E3

FBVDDQ 1u_04 : 18/25 FBVDDQ 22u_06 : 6/7


Right under DRAM Around DRAM 1V8_AON 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C188 C155 C6 C23 C44 C318 C293 C140 C271 C63 C350 C119 C160 C125 C173 C83 C167
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C203 C1101 C510 C270 C487
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

FBVDDQ
FBVDDQ Close to DRAM 10u_06 : 6/7
Close to DRAM

C1012 C248 C294 C220 C205 C251 C206 C9


C284 C335 C311 C976 C968 C979 C921 C955 C1013 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
E7-E3 E7-E3

FBVDDQ

C1015 C1016 C1011 C1009 C451


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[22]MEMORY_ FBC PARTITION[63_3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 22 of 81

Frame Buffer Partition C B - 23


Schematic Diagrams

Frame Buffer Partition D


40OHM_NETCLASS1

FBD_DBI[7..0]
20,24 FBD_DBI[7..0]
MEMORY: FBD Partition 31..0 0
1
FBD_DBI0
FBD_DBI1
2 FBD_DBI2
3 FBD_DBI3
4 FBD_DBI4
5 FBD_DBI5
40OHM_NETCLASS1 6 FBD_DBI6
7 FBD_DBI7

FBD_EDC[7..0]
20,24 FBD_EDC[7..0] 0 FBD_EDC0
1 FBD_EDC1
2 FBD_EDC2
M13D 3 FBD_EDC3
4 FBD_EDC4
5 FBD_EDC5
FBVDDQ 6 FBD_EDC6
7 FBD_EDC7
A11 VSS VDD A1
A13 VSS VDD A14
A2 VSS VDD E10
A4 VSS VDD E5
B1 VSS VDD H13
B14 VSS VDD H2
C10 VSS VDD L13
C12 VSS VDD L2
C3 VSS VDD P10 FBD_D[31..0] M13C
C5 P5 20 FBD_D[31..0] FBD_CMD[24..0]
VSS VDD 20 FBD_CMD[24..0]
D1 VSS VDD V1
D12 VSS VDD V14 1 FBD_CMD1 H3 K1 FBD_VREFC
D14 CA0_A VREFC
VSS 13 FBD_CMD13 G11
D3 CA1_A
VSS 12 FBD_CMD12 G4 CA2_A
E11 R131
VSS 24 FBD_CMD24 H12 CA3_A
E4 M13A 1K_1%_04
VSS 11 FBD_CMD11 H5 CA4_A
F1 VSS FBVDDQ
15 FBD_CMD15 H10 E7
F12 M13B CA5_A
VSS NORMAL 22 FBD_CMD22 J12 CA6_A
F14 VSS VDDQ B10 23 FBD_CMD23 J11 CA7_A
B.Schematic Diagrams

F3 VSS VDDQ B5 14 FBD_D14 B4 NORMAL 0 FBD_CMD0 J4


G1 C1 DQ0_A CA8_A
VSS VDDQ 10 FBD_D10 A3 2 FBD_CMD2 J3
G12 C11 DQ1_A CA9_A
VSS VDDQ 15 FBD_D15 B3 x16 x8 10 FBD_CMD10 J5
G14 C14 DQ2_A CABI_A
VSS VDDQ 9 FBD_D9 B2 7 FBD_D7 U4 DQ0_B NC 14 FBD_CMD14 G10
G3 C4 DQ3_A CKE_A
VSS VDDQ 13 FBD_D13 E3 6 FBD_D6 V3 DQ1_B NC
H11 E1 DQ4_A
VSS VDDQ 8 FBD_D8 E2 4 FBD_D4 U3 DQ2_B NC N5
H4 E14 DQ5_A TCK
VSS VDDQ 12 FBD_D12 F2 5 FBD_D5 U2 DQ3_B NC F10
L11 F11 DQ6_A TDI
VSS VDDQ 11 FBD_D11 G2 3 FBD_D3 P3 DQ4_B NC N10
L4 F4 DQ7_A TDO
VSS VDDQ 0 FBD_D0 P2 DQ5_B NC F5
M1 H1 TMS
VSS VDDQ FBD_EDC1 C2 EDC0_A 2 FBD_D2 N2 DQ6_B NC
M12 VSS VDDQ H14 FBD_DBI1 D2 1 FBD_D1 M2
DBI0_A DQ7_B NC
M14 VSS VDDQ J13 5 FBD_CMD5 L3
M3 J2 CA0_B
FBD_WCKB01 D4 FBD_EDC0 T2

Sheet 23 of 81
VSS VDDQ WCK0_t_A EDC0_B GND 18 FBD_CMD18 M11
N1 K13 20 FBD_WCKB01 CA1_B
VSS VDDQ FBD_WCKB01# D5 WCK0_c_A FBD_DBI0 R2 DBI0_B NC 7 FBD_CMD7 M4
N12 K2 20 FBD_WCKB01# CA2_B
VSS VDDQ 20 FBD_CMD20 L12 CA3_B
N14 VSS VDDQ L1 FBD_WCK01 R4 FBD_CMD8 L5
20 FBD_WCK01 WCK0_t_B NC 8 CA4_B
N3 VSS VDDQ L14 x16 x8 FBD_WCK01# R5 FBD_CMD16 L10
20 FBD_WCK01# WCK0_c_B NC 16 CA5_B
P11 VSS VDDQ N11 26 FBD_D26 B11 NC 21 FBD_CMD21 K12
P4 N4 DQ8_A CA6_B

Frame Buffer
VSS VDDQ 25 FBD_D25 A12 NC 16 FBD_D16 U11 DQ8_B 19 FBD_CMD19 K11
R1 P1 DQ9_A CA7_B
VSS VDDQ 24 FBD_D24 B12 NC 22 FBD_D22 V12 DQ9_B 6 FBD_CMD6 K4
R12 P14 DQ10_A CA8_B
VSS VDDQ 27 FBD_D27 B13 NC 20 FBD_D20 U12 DQ10_B 4 FBD_CMD4 K3
R14 T1 DQ11_A CA9_B
VSS VDDQ 28 FBD_D28 E12 NC 21 FBD_D21 U13 DQ11_B 9 FBD_CMD9 K5
R3 T11 DQ12_A CABI_B
VSS VDDQ 31 FBD_D31 E13 NC 18 FBD_D18 P12 DQ12_B 17 FBD_CMD17 M10 R115 121_1%_04
T10 T14 DQ13_A CKE_B
VSS VDDQ 30 FBD_D30 F13 NC 23 FBD_D23 P13 DQ13_B J14 FBD_ZQ_1_A
DQ14_A ZQ_A

Partition D
T12 VSS VDDQ T4 29 FBD_D29 G13 17 FBD_D17 N13 K14 FBD_ZQ_1_B
DQ15_A NC DQ14_B ZQ_B E7
T3 VSS VDDQ U10 19 FBD_D19 M13 R114 121_1%_04
DQ15_B
T5 VSS VDDQ U5 FBD_EDC3 C13 EDC1_A GND
U1 VSS FBD_DBI3 D13 FBD_EDC2 T13
DBI1_A EDC1_B E7
U14 VSS NC FBD_DBI2 R13 FBD_CMD3 J1
DBI1_B 3 RESET
V11 VSS FBD_WCKB23 D11
20 FBD_WCKB23 WCK1_t_A NC
V13 VSS FBD_WCKB23# D10 FBD_WCK23 R11
20 FBD_WCKB23# WCK1_c_A NC
20 FBD_WCK23 WCK1_t_B
V2 VSS FBD_WCK23# R10
1V8_AON 20 FBD_WCK23# WCK1_c_B
V4 VSS FBD_CLK0# K10
20 FBD_CLK0# CLK_c

Vinafix.com
K4Z80325BC-HC14 (16*256M*2CH) FBD_CLK0 J10 CLK_t
VPP A10 P/N = 20 FBD_CLK0
VPP A5 K4Z80325BC-HC14 (16*256M*2CH)
E7
VPP V10 P/N = G5
V5 RFU_A
VPP E7 M5
RFU_B

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7

7/16 del
K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7

FBVDDQ 1u_04 : 18/25 FBVDDQ 22u_06 : 6/7 1V8_AON


Right under DRAM Around DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C926 C388 C947 C138 C154 C288 C337 C407 C265 C336 C110 C338 C312 C124 C81 C60 C158
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 22u_4V_X6S_06 *22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C918 C190 C197 C1115 C449
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7-E3
E7 E7 E7 E7 E7 E7 E7 E7

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C93 C152 C241 C223 C151 C153 C214 C10


C932 C939 C929 C954 C935 C62 C21 C34 C36 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7 E7 E7 E7 E7 E7 E7-E3
E7 E7 E7 E7
E7 E7 E7 E7 E7 E7

FBVDDQ

C183 C217 C216 C218 C376


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7 E7 E7 E7 E7
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[23]MEMORY_ FBD PARTITION[31_0
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 23 of 81

B - 24 Frame Buffer Partition D


Schematic Diagrams

Frame Buffer Partition D

40OHM_NETCLASS1

FBD_DBI[7..0]
20,23 FBD_DBI[7..0] FBD_DBI0
0
1 FBD_DBI1
2 FBD_DBI2
3 FBD_DBI3
4 FBD_DBI4
5 FBD_DBI5
6 FBD_DBI6
M11D 7 FBD_DBI7

FBD_EDC[7..0]
20,23 FBD_EDC[7..0] 0 FBD_EDC0
FBVDDQ
1 FBD_EDC1
2 FBD_EDC2
A11 VSS VDD A1
3 FBD_EDC3
A13 VSS VDD A14
4 FBD_EDC4
A2 VSS VDD E10
5 FBD_EDC5
A4 VSS VDD E5 FBD_EDC6
6
B1 VSS VDD H13
7 FBD_EDC7
B14 VSS VDD H2
C10 VSS VDD L13
C12 VSS VDD L2
C3 VSS VDD P10
C5 VSS VDD P5
D1 VSS VDD V1
D12 VSS VDD V14
D14 VSS
D3 VSS FBD_D[63..32]
E11 VSS 20 FBD_D[63..32] FBD_CMD[52..28] M11C
E4 VSS
20 FBD_CMD[52..28]
F1 VSS FBVDDQ
F12 VSS
F14 B10 33 FBD_CMD33 H3 CA0_A VREFC K1 FBD_VREFC_H
VSS VDDQ M11A M11B 45 FBD_CMD45 G11
F3 B5 CA1_A
VSS VDDQ 35 FBD_CMD35 G4
G1 C1 CA2_A R629
VSS VDDQ FBD_CMD46 H12
G12 VSS VDDQ C11 NORMAL NORMAL 46
CA3_A 1K_1%_04
G14 C14 36 FBD_CMD36 H5 CA4_A

B.Schematic Diagrams
VSS VDDQ 42 FBD_D42 B4 43 FBD_CMD43 H10
G3 C4 DQ0_A x16 x8 CA5_A E7
VSS VDDQ 45 FBD_D45 A3 36 FBD_D36 U4 48 FBD_CMD48 J12
H11 E1 DQ1_A DQ0_B NC CA6_A
VSS VDDQ 40 FBD_D40 B3 33 FBD_D33 V3 47 FBD_CMD47 J11
H4 E14 DQ2_A DQ1_B NC CA7_A
VSS VDDQ 44 FBD_D44 B2 35 FBD_D35 U3 34 FBD_CMD34 J4
L11 F11 DQ3_A DQ2_B NC CA8_A
VSS VDDQ 43 FBD_D43 E3 32 FBD_D32 U2 32 FBD_CMD32 J3
L4 F4 DQ4_A DQ3_B NC CA9_A
VSS VDDQ 46 FBD_D46 E2 34 FBD_D34 P3 37 FBD_CMD37 J5
M1 H1 DQ5_A DQ4_B NC CABI_A
VSS VDDQ 41 FBD_D41 F2 39 FBD_D39 P2 44 FBD_CMD44 G10
M12 H14 DQ6_A DQ5_B NC CKE_A
VSS VDDQ 47 FBD_D47 G2 38 FBD_D38 N2
M14 J13 DQ7_A DQ6_B NC
VSS VDDQ 37 FBD_D37 M2 N5
M3 J2 DQ7_B NC TCK
VSS VDDQ FBD_EDC5 C2 F10
N1 K13 EDC0_A TDI
VSS VDDQ FBD_DBI5 D2 FBD_EDC4 T2 N10
DBI0_A EDC0_B TDO

Sheet 24 of 81
N12 K2 GND
VSS VDDQ FBD_DBI4 R2 F5
N14 L1 DBI0_B NC TMS
VSS VDDQ FBD_WCKB45 D4
N3 L14 20 FBD_WCKB45 WCK0_t_A
VSS VDDQ FBD_WCKB45# D5 FBD_WCK45 R4
P11 N11 20 FBD_WCKB45# WCK0_c_A 20 FBD_WCK45 WCK0_t_B NC
VSS VDDQ FBD_WCK45# R5 29 FBD_CMD29 L3
P4 N4 20 FBD_WCK45# WCK0_c_B NC CA0_B
VSS VDDQ 52 FBD_CMD52 M11
R1 P1 CA1_B
VSS VDDQ FBD_D49 U11 FBD_CMD40 M4

Frame Buffer
49 40
R12 P14 x16 x8 DQ8_B CA2_B
VSS VDDQ 61 FBD_D61 B11 48 FBD_D48 V12 50 FBD_CMD50 L12
R14 T1 DQ8_A NC DQ9_B CA3_B
VSS VDDQ 56 FBD_D56 A12 50 FBD_D50 U12 39 FBD_CMD39 L5
R3 T11 DQ9_A NC DQ10_B CA4_B
VSS VDDQ 62 FBD_D62 B12 51 FBD_D51 U13 42 FBD_CMD42 L10
T10 T14 DQ10_A NC DQ11_B CA5_B
VSS VDDQ 58 FBD_D58 B13 55 FBD_D55 P12 49 FBD_CMD49 K12
T12 T4 DQ11_A NC DQ12_B CA6_B
VSS VDDQ 63 FBD_D63 E12 52 FBD_D52 P13 51 FBD_CMD51 K11
T3 U10 DQ12_A NC DQ13_B CA7_B
VSS VDDQ

Partition D
T5 U5 60 FBD_D60 E13 NC 54 FBD_D54 N13 DQ14_B 28 FBD_CMD28 K4 CA8_B
VSS VDDQ DQ13_A
U1 59 FBD_D59 F13 NC 53 FBD_D53 M13 DQ15_B 30 FBD_CMD30 K3 CA9_B
VSS DQ14_A
U14 57 FBD_D57 G13 NC 38 FBD_CMD38 K5 CABI_B
VSS DQ15_A
V11
FBD_EDC6 T13 EDC1_B 41 FBD_CMD41 M10 CKE_B R107 121_1%_04
VSS FBD_EDC7 C13 FBD_DBI6 R13 J14 FBD_ZQ_2_A
V13 VSS
EDC1_A GND DBI1_B ZQ_A E7
V2
FBD_DBI7 D13 DBI1_A ZQ_B K14 FBD_ZQ_2_B
VSS 1V8_AON NC FBD_WCK67 R11 R108 121_1%_04
V4 20 FBD_WCK67 WCK1_t_B
VSS FBD_WCKB67 D11 FBD_WCK67# R10
20 FBD_WCKB67 WCK1_t_A NC
20 FBD_WCK67# WCK1_c_B E7
A10
FBD_WCKB67# D10 WCK1_c_A NC
VPP 20 FBD_WCKB67# FBD_CMD31 J1

Vinafix.com
31 RESET
VPP A5
VPP V10
V5 K4Z80325BC-HC14 (16*256M*2CH)
VPP K4Z80325BC-HC14 (16*256M*2CH)
P/N =
P/N = FBD_CLK1# K10
E7 20 FBD_CLK1# CLK_c
E7 FBD_CLK1 J10 CLK_t
K4Z80325BC-HC14 (16*256M*2CH) 20 FBD_CLK1
P/N =
E7
RFU_A G5
RFU_B M5

K4Z80325BC-HC14 (16*256M*2CH)
P/N =
E7

1u_04 : 18/25
FBVDDQ FBVDDQ Around DRAM 22u_06 : 6/7 1V8_AON
Right under DRAM 4.7u_06 : 1/1
Around DRAM 1u_04 : 4/4
C250 C406 C230 C297 C295 C316 C86 C116 C19 C76 C174 C114 C194 C193 C78 C53 C224
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 22u_4V_X6S_06 *22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 22u_4V_X6S_06 C523 C924 C512 C511 C200
22u_4V_X6S_06 22u_4V_X6S_06
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7-E3 E7 E7
E7 E7 E7

FBVDDQ FBVDDQ
Close to DRAM 10u_06 : 6/7
Close to DRAM

C988 C247 C246 C298 C1138 C1075 C1048 C2


C1062 C1108 C1110 C1112 C987 C1114 C1145 C1142 C986 10u_4V_X6S_06
*1u_6.3V_X6S_04 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 *10u_4V_X6S_06
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7 E7 E7 E7 E7 E7 E7-E3
E7 E7 E7 E7 E7 E7 E7 E7 E7 E7

FBVDDQ

C980 C991 C46 C323 C351


*1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7 E7 E7 E7 E7
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[24]MEMORY_ FBD PARTITION[63_3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 24 of 81

Frame Buffer Partition D B - 25


Schematic Diagrams

GPU PWR & GND

GPU PWR and GND

G1F G1G G1H G1I G1J G1K


GN20E GN20E GN20E GN20E GN20E GN20E

15/24 GND_1/5 16/24 GND_2/5 21/24 GND_3/5 24/24 GND_5/5 23/24 GND_4/5 11/24 XVDD

A2 GND GND AE35 AK8 GND GND AR42 B39 GND GND BE6 H7 GND GND R41 BR6 GND GND F30 CONFIGURABLE
A3 GND GND AE36 AL13 GND GND AR43 B41 GND GND BE8 H9 GND GND R42 BR9 GND GND F33 NVVDD POWER CHANNELS NVVDD
A54 GND GND AE37 AL14 GND GND AR44 B42 GND GND BF52 J10 GND GND R43 BT2 GND GND F36 (NC on substrate)
A55 GND GND AE38 AL15 GND GND AR5 B44 GND GND BF54 J17 GND GND R44 BT3 GND GND F39
AA10 GND GND AE39 AL16 GND GND AR50 B45 GND GND BG12 J20 GND GND R47 C1 GND GND F4
AA13 GND GND AE40 AL17 GND GND AR8 B47 GND GND BG15 J29 GND GND R49 C10 GND GND F42
AA14 GND GND AE41 AL18 GND GND AT10 B48 GND GND BG18 J35 GND GND R51 C13 GND GND F45 AY1 XVDD_1 XVDD_88 BT52
AA15 GND GND AE42 AL19 GND GND AT2 B51 GND GND BG21 J4 GND GND R53 C16 GND GND F47 AY2 XVDD_2 XVDD_89 BR52
AA16 GND GND AE43 AL2 GND GND AT4 B55 GND GND BG24 J49 GND GND R55 C19 GND GND F48 AY3 XVDD_3 XVDD_90 BN50
AA17 GND GND AE44 AL20 GND GND AT47 B56 GND GND BG30 J51 GND GND R6 C22 GND GND F51 AY4 XVDD_4 XVDD_91 BM49
AA18 GND GND AE49 AL21 GND GND AT49 B6 GND GND BG33 J53 GND GND R8 C25 GND GND F53 AY5 XVDD_5 XVDD_92 BL48
AA19 GND GND AE52 AL22 GND GND AT51 B8 GND GND BG36 J55 GND GND T2 C28 GND GND F55 AY6 XVDD_6 XVDD_93 BK47
AA2 GND GND AE54 AL23 GND GND AT53 B9 GND GND BG39 J6 GND GND T49 C31 GND GND F6 AY7 XVDD_7 XVDD_94 BJ46
AA20 GND GND AE7 AL24 GND GND AT55 BA14 GND GND BG42 J8 GND GND T52 C34 GND GND F9 AY8 XVDD_8
AA21 GND GND AE9 AL25 GND GND AT6 BA15 GND GND BG49 K12 GND GND T54 C37 GND GND G11 AY9 XVDD_9
AA22 GND GND AF10 AL26 GND GND AT8 BA16 GND GND BG55 K15 GND GND T7 C4 GND GND G14 AY10 XVDD_10 BT54
XVDD_95
AA23 GND GND AF3 AL27 GND GND AU14 BA17 GND GND BH2 K18 GND GND T9 C40 GND GND G17 AY11 XVDD_11 XVDD_96 BR53
AA24 GND GND AF48 AL28 GND GND AU15 BA18 GND GND BH4 K19 GND GND U10 C43 GND GND G20 XVDD_97 BP52
AA25 GND GND AF5 AL29 GND GND AU16 BA19 GND GND BH51 K21 GND GND U13 C46 GND GND G23 XVDD_98 BN51
AA26 GND GND AF50 AL30 GND GND AU17 BA20 GND GND BH53 K24 GND GND U14 C56 GND GND G26 BA1 XVDD_12 XVDD_99 BM50
AA27 GND GND AF55 AL31 GND GND AU18 BA21 GND GND BH55 K27 GND GND U15 C7 GND GND G29 BA2 XVDD_13 XVDD_100 BL49
AA28 GND GND AF8 AL32 GND GND AU19 BA22 GND GND BH6 K28 GND GND U16 D12 GND GND G32 BA3 XVDD_14 XVDD_101 BJ47
AA29 GND GND AG10 AL33 GND GND AU2 BA23 GND GND BH8 K30 GND GND U17 D15 GND GND G35 BA4 XVDD_15 XVDD_102 BH46
AA30 GND GND AG13 AL34 GND GND AU20 BA24 GND GND BJ12 K33 GND GND U18 D18 GND GND G38 BA5 XVDD_16 XVDD_103 BG45
AA31 GND GND AG14 AL35 GND GND AU21 BA25 GND GND BJ14 K36 GND GND U19 D21 GND GND G4 BA6 XVDD_17 XVDD_104 BF44
AA32 GND GND AG15 AL36 GND GND AU22 BA26 GND GND BJ15 K37 GND GND U20 D24 GND GND G41 BA7 XVDD_18
B.Schematic Diagrams

AA33 GND GND AG16 AL37 GND GND AU23 BA27 GND GND BJ17 K39 GND GND U21 D27 GND GND G44 BA8 XVDD_19
AA34 GND GND AG17 AL38 GND GND AU24 BA28 GND GND BJ18 K42 GND GND U22 D30 GND GND G49 BA9 XVDD_20 XVDD_105 BT55
AA35 GND GND AG18 AL39 GND GND AU25 BA29 GND GND BJ20 K45 GND GND U23 D33 GND GND G52 BA10 XVDD_21 XVDD_106 BR54
AA36 GND GND AG19 AL40 GND GND AU26 BA30 GND GND BJ21 K49 GND GND U24 D36 GND GND G54 BA11 XVDD_22 XVDD_107 BP53
AA37 GND GND AG2 AL41 GND GND AU27 BA31 GND GND BJ23 K52 GND GND U25 D39 GND GND G8 XVDD_108 BN52
AA38 GND GND AG20 AL42 GND GND AU28 BA32 GND GND BJ24 K54 GND GND U26 D4 GND GND H10 XVDD_109 BL50
AA39 GND GND AG21 AL43 GND GND AU29 BA33 GND GND BJ31 K7 GND GND U27 D42 GND GND H12 BB2 XVDD_23 XVDD_110 BK49
AA4 GND GND AG22 AL44 GND GND AU30 BA34 GND GND BJ33 K9 GND GND U28 D45 GND GND H13 BB4 XVDD_24 XVDD_111 BJ48
AA40 GND GND AG23 AL49 GND GND AU31 BA35 GND GND BJ35 L10 GND GND U29 D48 GND GND H15 BB6 XVDD_25 XVDD_112 BH47
AA41 GND GND AG24 AL52 GND GND AU32 BA36 GND GND BJ37 L3 GND GND U3 D49 GND GND H16 BB8 XVDD_26 XVDD_113 BG46
AA42 GND GND AG25 AL54 GND GND AU33 BA37 GND GND BJ39 L5 GND GND U30 D51 GND GND H18 BB10 XVDD_27
AA43 GND GND AG26 AL7 GND GND AU34 BA38 GND GND BJ41 L50 GND GND U31 D53 GND GND H19

Sheet 25 of 81
AA44 GND GND AG27 AL9 GND GND AU35 BA39 GND GND BJ43 L55 GND GND U32 D6 GND GND H21 XVDD_114 BR55
AA47 GND GND AG28 AM10 GND GND AU36 BA40 GND GND BJ45 L8 GND GND U33 D9 GND GND H22 BC1 XVDD_28 XVDD_115 BP54
AA49 GND GND AG29 AM3 GND GND AU37 BA41 GND GND BJ53 M10 GND GND U34 E10 GND GND H24 BC2 XVDD_29 XVDD_116 BN53
AA51 GND GND AG30 AM48 GND GND AU38 BA42 GND GND BJ9 M2 GND GND U35 E13 GND GND H25 BC3 XVDD_30 XVDD_117 BM52
AA53 GND GND AG31 AM5 GND GND AU39 BA43 GND GND BK31 M4 GND GND U36 E16 GND GND H27 BC4 XVDD_31 XVDD_118 BL51
AA55 GND GND AG32 AM50 GND GND AU40 BA50 GND GND BK33 M47 GND GND U37 E19 GND GND H28 BC5 XVDD_32 XVDD_119 BK50

GPU PWR & GND


AA6 GND GND AG33 AM55 GND GND AU41 BA55 GND GND BK35 M49 GND GND U38 E2 GND GND H3 BC6 XVDD_33 XVDD_120 BJ49
AA8 GND GND AG34 AM8 GND GND AU42 BB47 GND GND BK37 M51 GND GND U39 E22 GND GND H30 BC7 XVDD_34 XVDD_121 BG47
AB47 GND GND AG35 AN10 GND GND AU43 BB49 GND GND BK39 M53 GND GND U40 E25 GND GND H32 BC8 XVDD_35 XVDD_122 BF46
AB49 GND GND AG36 AN13 GND GND AU49 BB51 GND GND BK41 M55 GND GND U41 E28 GND GND H33 BC9 XVDD_36
AB52 GND GND AG37 AN14 GND GND AU52 BB53 GND GND BK43 M6 GND GND U42 E31 GND GND H34 BC10 XVDD_37
AB54 GND GND AG38 AN15 GND GND AU54 BB55 GND GND BK45 M8 GND GND U43 E34 GND GND H36 BC11 XVDD_38 XVDD_123 BR56
AB7 GND GND AG39 AN16 GND GND AU7 BC14 GND GND BK54 N14 GND GND U44 E37 GND GND H37 XVDD_124 BP55
AC13 GND GND AG4 AN17 GND GND AU9 BC15 GND GND BL12 N16 GND GND U48 E40 GND GND H39 XVDD_125 BN54
AC14 GND GND AG40 AN18 GND GND AV10 BC16 GND GND BL15 N18 GND GND U5 E43 GND GND H4 BD1 XVDD_39 XVDD_126 BM53
AC15 GND GND AG41 AN19 GND GND AV3 BC17 GND GND BL18 N2 GND GND U50 E5 GND GND H40 BD2 XVDD_40 XVDD_127 BK51
AC16 GND GND AG42 AN2 GND GND AV5 BC18 GND GND BL2 N20 GND GND U55 E52 GND GND H42 BD3 XVDD_41 XVDD_128 BJ50
AC17 GND GND AG43 AN20 GND GND AV50 BC19 GND GND BL21 N22 GND GND U8 E7 GND GND H43 BD4 XVDD_42 XVDD_129 BH49
AC18 GND GND AG44 AN21 GND GND AV8 BC20 GND GND BL24 N24 GND GND V10 F1 GND GND H45 BD5 XVDD_43 XVDD_130 BG48
AC19 GND GND AG47 AN22 GND GND AW 10 BC21 GND GND BL30 N26 GND GND V2 F12 GND GND H46 BD6 XVDD_44 XVDD_131 BF47
AC20 GND GND AG49 AN23 GND GND AW 14 BC22 GND GND BL32 N28 GND GND V4 F15 GND GND H47 BD7 XVDD_45

Vinafix.com
AC21 GND GND AG51 AN24 GND GND AW 15 BC23 GND GND BL34 N29 GND GND V47 F18 GND GND H48 BD8 XVDD_46
AC22 GND GND AG53 AN25 GND GND AW 16 BC24 GND GND BL36 N31 GND GND V49 F2 GND GND H50 BD9 XVDD_47 XVDD_132 BP56
AC23 GND GND AG55 AN26 GND GND AW 17 BC25 GND GND BL38 N33 GND GND V51 F21 GND GND H55 BD10 XVDD_48 XVDD_133 BN55
AC24 GND GND AG6 AN27 GND GND AW 18 BC26 GND GND BL4 N35 GND GND V53 F24 GND GND H6 BD11 XVDD_49 XVDD_134 BM54
AC25 GND GND AG8 AN28 GND GND AW 19 BC27 GND GND BL40 N37 GND GND V55 F27 GND XVDD_135 BL53
AC26 GND GND AH2 AN29 GND GND AW 2 BC28 GND GND BL42 N39 GND GND V6 XVDD_136 BK52
AC27 GND GND AH47 AN30 GND GND AW 20 BC29 GND GND BL44 N41 GND GND V8 PEX_VDD XVDD_137 BJ51
AC28 GND GND AH49 AN31 GND GND AW 21 BC30 GND GND BL46 N43 GND GND W13 XVDD_138 BF48
AC29 GND GND AH52 AN32 GND GND AW 22 BC31 GND GND BL55 N48 GND GND W14 BT26 XVDD_50 XVDD_139 BE47
AC3 GND GND AH54 AN33 GND GND AW 23 BC32 GND GND BL6 N52 GND GND W15 BR26 XVDD_51 XVDD_140 BD46
AC30 GND GND AH7 AN34 GND GND AW 24 BC33 GND GND BL9 N54 GND GND W16 BP26 XVDD_52
AC31 GND GND AJ13 AN35 GND GND AW 25 BC34 GND GND BM14 N7 GND GND W17 BN26 XVDD_53
AC32 GND GND AJ14 AN36 GND GND AW 26 BC35 GND GND BM17 P3 GND GND W18 BM26 XVDD_54
AC33 GND GND AJ15 AN37 GND GND AW 27 BC36 GND GND BM20 P5 GND GND W19 BL26 XVDD_55
AC34 GND GND AJ16 AN38 GND GND AW 28 BC37 GND GND BM23 P50 GND GND W20 BK26 XVDD_56
AC35 GND GND AJ17 AN39 GND GND AW 29 BC38 GND GND BM30 P55 GND GND W21 BJ26 XVDD_57
AC36 GND GND AJ18 AN4 GND GND AW 30 BC39 GND GND BM32 P8 GND GND W22 BH26 XVDD_58
AC37 GND GND AJ19 AN40 GND GND AW 31 BC40 GND GND BM34 R10 GND GND W23 BG26 XVDD_59
AC38 GND GND AJ20 AN41 GND GND AW 32 BC41 GND GND BM36 R13 GND GND W24 BF26 XVDD_60
AC39 GND GND AJ21 AN42 GND GND AW 33 BC42 GND GND BM38 R14 GND GND W25
AC40 GND GND AJ22 AN43 GND GND AW 34 BC43 GND GND BM40 R15 GND GND W26
AC41 GND GND AJ23 AN44 GND GND AW 35 BC49 GND GND BM42 R16 GND GND W27 BR27 XVDD_61
AC42 GND GND AJ24 AN47 GND GND AW 36 BC52 GND GND BM44 R17 GND GND W28 BN27 XVDD_62
AC43 GND GND AJ25 AN49 GND GND AW 37 BC54 GND GND BM46 R18 GND GND W29 BL27 XVDD_63
AC44 GND GND AJ26 AN51 GND GND AW 38 BD15 GND GND BM48 R19 GND GND W30 BJ27 XVDD_64
AC5 GND GND AJ27 AN53 GND GND AW 39 BD16 GND GND BN10 R2 GND GND W31 BG27 XVDD_65
AC50 GND GND AJ28 AN55 GND GND AW 4 BD19 GND GND BN11 R20 GND GND W32
AC55 GND GND AJ29 AN6 GND GND AW 40 BD20 GND GND BN12 R21 GND GND W33
AC8 GND GND AJ3 AN8 GND GND AW 41 BD23 GND GND BN13 R22 GND GND W34 BT28 XVDD_66
AD10 GND GND AJ30 AP2 GND GND AW 42 BD24 GND GND BN14 R23 GND GND W35 BR28 XVDD_67
AD2 GND GND AJ31 AP49 GND GND AW 43 BD27 GND GND BN15 R24 GND GND W36 BP28 XVDD_68
AD4 GND GND AJ32 AP52 GND GND AW 47 BD30 GND GND BN16 R25 GND GND W37 BN28 XVDD_69
AD47 GND GND AJ33 AP54 GND GND AW 49 BD33 GND GND BN17 R26 GND GND W38 BM28 XVDD_70
AD49 GND GND AJ34 AP7 GND GND AW 51 BD34 GND GND BN18 R27 GND GND W39 BL28 XVDD_71
AD51 GND GND AJ35 AR13 GND GND AW 53 BD37 GND GND BN19 R28 GND GND W40 BK28 XVDD_72
AD53 GND GND AJ36 AR14 GND GND AW 55 BD38 GND GND BN20 R29 GND GND W41 BJ28 XVDD_73
AD55 GND GND AJ37 AR15 GND GND AW 6 BD41 GND GND BN21 R30 GND GND W42 BH28 XVDD_74
AD6 GND GND AJ38 AR16 GND GND AW 8 BD42 GND GND BN22 R31 GND GND W43 BG28 XVDD_75
AD8 GND GND AJ39 AR17 GND GND AY47 BD48 GND GND BN23 R32 GND GND W44 BF28 XVDD_76
AE13 GND GND AJ40 AR18 GND GND AY49 BD50 GND GND BN24 R33 GND GND W52
AE14 GND GND AJ41 AR19 GND GND AY52 BD55 GND GND BN30 R34 GND GND W54
AE15 GND GND AJ42 AR20 GND GND AY54 BE10 GND GND BN31 R35 GND GND W7 BT29 XVDD_77
AE16 GND GND AJ43 AR21 GND GND B1 BE2 GND GND BN32 R36 GND GND Y3 BR29 XVDD_78
AE17 GND GND AJ44 AR22 GND GND B11 BE4 GND GND BN33 R37 GND GND Y48 BP29 XVDD_79
AE18 GND GND AJ5 AR23 GND GND B12 BE49 GND GND BN34 R38 GND GND Y5 BN29 XVDD_80
AE19 GND GND AJ50 AR24 GND GND B14 BE51 GND GND BN35 R39 GND GND Y50 BM29 XVDD_81
AE2 GND GND AJ55 AR25 GND GND B15 BE53 GND GND BN36 R4 GND GND Y55 BL29 XVDD_82
AE20 GND GND AJ8 AR26 GND GND B17 BE55 GND GND BR30 R40 GND GND Y8 BK29 XVDD_83
AE21 GND GND AK10 AR27 GND GND B18 BJ29 XVDD_84
AE22 GND GND AK2 AR28 GND GND B2 BH29 XVDD_85
AE23 GND GND AK4 AR29 GND GND B21 BG29 XVDD_86
AE24 GND GND AK47 AR3 GND GND B24 BF29 XVDD_87
AE25 GND GND AK49 AR30 GND GND B26
AE26 GND GND AK51 AR31 GND GND B27
AE27 GND GND AK53 AR32 GND GND B29
AE28 GND GND AK55 AR33 GND GND B30
AE29 GND GND AK6 AR34 GND GND B32
AE30 GND GND B38 AR35 GND GND B33
AE31 GND GND BH13 AR36 GND GND B35
AE32 GND AR37 GND GND B36
AE33 GND AR38 GND GND AR40
AE34 GND AR39 GND GND AR41

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[25]GPU PWR AND GND
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 25 of 81

B - 26 GPU PWR & GND


Schematic Diagrams

GPU PWR & GND

GPU PWR GND NCs


G1M G1N
G1L GN20E GN20E G1P E7-E3
NVVDD NVVDD
NVVDD GN20E NVVDD NVVDD NVVDD GN20E
3.3VA R911 *0_04 U65
17/24 VDD_1/2 18/24 VDD_2/2
22/24 VDDMS FBVDDQ 19/24 FBVDDQ FBVDDQ
3.3V R910 0_04 E7-E3 1 20
AB14 AF29 AK38 AP39 VDD FBVDDQ_EN NV_FBVDDQ_EN 26,72,73
VDD VDD VDD VDD
AY27 VDDMS VDDMS AB13 AB15 VDD VDD AF30 AK39 VDD VDD AP40 AB11 FBVDDQ FBVDDQ L19 2 19
AY28 AB44 AB16 AF31 AK40 AP41 AB46 L20 51 NV_EN_DOWN VIN_DOWN PEX_VDD_EN NV_PEXVDD_EN 69
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ
AY29 VDDMS VDDMS AD13 AB17 VDD VDD AF32 AK41 VDD VDD AP42 AC11 FBVDDQ FBVDDQ L22 3 18 NV_NVVDDS_EN
AY30 AD44 AB18 AF33 AK42 AP43 AE46 L23 33 OVERT# OVERT# NVVDDS_EN
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ
AY31 VDDMS VDDMS AF13 AB19 VDD VDD AF34 AK43 VDD VDD P14 AF11 FBVDDQ FBVDDQ L25 4 17 SLG_NVVDD_EN
69 1V8_AON_PWRGD 1V8_AON_PG NVVDD_EN
AY32 VDDMS VDDMS AF44 AB20 VDD VDD AF35 AM14 VDD VDD P15 AF46 FBVDDQ FBVDDQ L26
AY33 VDDMS VDDMS AH13 AB21 VDD VDD AF36 AM15 VDD VDD P16 AH11 FBVDDQ FBVDDQ L28 NVVDDS_PWRGD 5 16 3V3_SYS_EN R884 *0_04
AY34 AH44 AB22 AF37 AM16 P17 AH46 L29 NVVDDS_PWRGD 3V3_SYS_EN NV_3V3_EN 68
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ E7-E3
AY35 VDDMS VDDMS AK13 AB23 VDD VDD AF38 AM17 VDD VDD P18 AJ11 FBVDDQ FBVDDQ L31 6 15 NV_1V8RUN_EN R999 0_04 D02 ver add reserve res
AY36 AK44 AB24 AF39 AM18 P19 AJ46 L32 32,33 GPIO1_GC6_FB_EN GC6_FB_EN 1V8_MAIN_EN
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ E7-E3 2020/10/13
AY37 VDDMS VDDMS AM13 AB25 VDD VDD AF40 AM19 VDD VDD P20 AL11 FBVDDQ FBVDDQ L34 7 14
AY38 AM44 AB26 AF41 AM20 P21 AL46 L37 41,51,68 GC6_FB_EN_PCH GC6_FB_EN_PCH 1V8_AON_EN NV_1V8AON_EN 69
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ
AY39 VDDMS VDDMS AP13 AB27 VDD VDD AF42 AM21 VDD VDD P22 AM11 FBVDDQ FBVDDQ L38 8 13 1V8_MAIN_EN R886 0_04 GPIO4_NVVDD_EN
37,45 PLT_RST# PLT_RST# GPIO4_1V8_MAIN_EN
AY40 VDDMS VDDMS AP44 AB28 VDD VDD AF43 AM22 VDD VDD P23 AM46 FBVDDQ FBVDDQ L40 E7-E3
AY41 VDDMS VDDMS AT13 AB29 VDD VDD AH14 AM23 VDD VDD P24 AP11 FBVDDQ FBVDDQ L41 9 12
41 DGPU_RST#_PCH dGPU_RST#_PCH dGPU_PWR_EN DGPU_PWR_EN 41,51
AY42 VDDMS VDDMS AT14 AB30 VDD VDD AH15 AM24 VDD VDD P25 AR11 FBVDDQ FBVDDQ L43
AY43 VDDMS VDDMS AT15 AB31 VDD VDD AH16 AM25 VDD VDD P26 AR46 FBVDDQ FBVDDQ L44 10 11
AY44 AT16 AB32 AH17 AM26 P27 AU11 L46 14,33 DGPU_PEX_RST# GPU_PEX_RST# GND
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ
BA13 VDDMS VDDMS AT17 AB33 VDD VDD AH18 AM27 VDD VDD P28 AU46 FBVDDQ FBVDDQ N11
BA44 VDDMS VDDMS AT18 AB34 VDD VDD AH19 AM28 VDD VDD P29 AV11 FBVDDQ FBVDDQ N46 SLG4X42770VTR
BB13 VDDMS VDDMS AT19 AB35 VDD VDD AH20 AM29 VDD VDD P30 AV46 FBVDDQ FBVDDQ P11
BB14 AT20 AB36 AH21 AM30 P31 AY46 P46 E7-E3
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ
BB15 VDDMS VDDMS AT21 AB37 VDD VDD AH22 AM31 VDD VDD P32 BA46 FBVDDQ FBVDDQ T11 R919 0_04 NVVDDS_PWRGD
BB16 AT22 AB38 AH23 AM32 P33 BC46 U11 14,70 NVVDD_PWRGD
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ

B.Schematic Diagrams
BB17 VDDMS VDDMS AT23 AB39 VDD VDD AH24 AM33 VDD VDD P34 K10 FBVDDQ FBVDDQ U46 E7-E3
BB18 VDDMS VDDMS AT24 AB40 VDD VDD AH25 AM34 VDD VDD P35 L11 FBVDDQ FBVDDQ W11
BB19 VDDMS VDDMS AT25 AB41 VDD VDD AH26 AM35 VDD VDD P36 L13 FBVDDQ FBVDDQ W46 SLG_NVVDD_EN R820 0_04
BB20 AT26 AB42 AH27 AM36 P37 L14 Y11 NV_NVVDD_EN 26,70
VDDMS VDDMS VDD VDD VDD VDD FBVDDQ FBVDDQ E7-E3
BB21 VDDMS VDDMS AT27 AB43 VDD VDD AH28 AM37 VDD VDD P38 L16 FBVDDQ FBVDDQ Y46 32,33 GPIO4_NVVDD_EN R167 *0_04
BB22 VDDMS VDDMS AT28 AD14 VDD VDD AH29 AM38 VDD VDD P39 E7-E3
BB23 VDDMS VDDMS AT29 AD15 VDD VDD AH30 AM39 VDD VDD P40 1V8_AON
BB24 VDDMS VDDMS AT30 AD16 VDD VDD AH31 AM40 VDD VDD P41
BB25 VDDMS VDDMS AT31 AD17 VDD VDD AH32 AM41 VDD VDD P42 R815 2_1%_04 FBVDDQ_GND_SENSE DGPU_PEX_RST# R906 10K_04
FBVDDQ_SENSE_RTN 69,72
BB26 AT32 AD18 AH33 AM42 P43

Sheet 26 of 81
VDDMS VDDMS VDD VDD VDD VDD 85DIFF_NETCLASS2
BB27 VDDMS VDDMS AT33 AD19 VDD VDD AH34 AM43 VDD VDD T14 E7-E3 R912 E7-E3 *10K_04
BB28 VDDMS VDDMS AT34 AD20 VDD VDD AH35 AP14 VDD VDD T15
BB29 VDDMS VDDMS AT35 AD21 VDD VDD AH36 AP15 VDD VDD T16 DGPU_PWR_EN R304 E7-E3 10K_04
BB30 VDDMS VDDMS AT36 AD22 VDD VDD AH37 AP16 VDD VDD T17 1
BB31 AT37 AD23 AH38 AP17 T18 E54 FBVDDQ_SENSE_PROBE R65 2_1%_04 FBVDDQ_GPU_SENSE GC6_FB_EN_PCH R913 E7-E3 *10K_04

GPU PWR & GND


VDDMS VDDMS VDD VDD VDD VDD FBVDDQ_SENSE FBVDDQ_SENSE 69,72
BB32 VDDMS VDDMS AT38 AD24 VDD VDD AH39 AP18 VDD VDD T19 85DIFF_NETCLASS2
85DIFF_NETCLASS2
BB33 VDDMS VDDMS AT39 AD25 VDD VDD AH40 AP19 VDD VDD T20 E7-E3 DGPU_RST#_PCH R914 E7-E3 10K_04
BB34 VDDMS VDDMS AT40 AD26 VDD VDD AH41 AP20 VDD VDD T21 E7-E3
BB35 VDDMS VDDMS AT41 AD27 VDD VDD AH42 AP21 VDD VDD T22 FB_VREF W49 FB_VREF_PROBE R86 2.49K_1%_04 E7-E3
BB36 VDDMS VDDMS AT42 AD28 VDD VDD AH43 AP22 VDD VDD T23
BB37 VDDMS VDDMS AT43 AD29 VDD VDD AK14 AP23 VDD VDD T24 C273 3.9p_50V_NPO_04
BB38 VDDMS VDDMS AT44 AD30 VDD VDD AK15 AP24 VDD VDD T25 E7-E3
BB39 VDDMS VDDMS AU13 AD31 VDD VDD AK16 AP25 VDD VDD T26 FBVDDQ
BB40 VDDMS VDDMS AU44 AD32 VDD VDD AK17 AP26 VDD VDD T27 E7-E3
BB41 AV13 AD33 AK18 AP27 T28 W47 FB_CAL_PD_VDDQ R109 40.2_1%_04
VDDMS VDDMS VDD VDD VDD VDD FB_CAL_PD_VDDQ
BB42 VDDMS VDDMS AV14 AD34 VDD VDD AK19 AP28 VDD VDD Y34
FB_CAL_PU_GND
E7-E3
BB43 VDDMS VDDMS AV15 AD35 VDD VDD AK20 AP29 VDD VDD Y35 FB_CAL_PU_GND Y47 R113 40.2_1%_04

Vinafix.com
BB44 VDDMS VDDMS AV16 AD36 VDD VDD AK21 AP30 VDD VDD Y36
BC13 AV17 AD37 AK22 AP31 Y37 W48 FB_CAL_TERM_GND R110 40.2_1%_04
VDDMS VDDMS VDD VDD VDD VDD FB_CALTERM_GND
BC44 VDDMS VDDMS AV18 AD38 VDD VDD AK23 AP32 VDD VDD Y38 E7-E3
BD13 VDDMS VDDMS AV19 AD39 VDD VDD AK24 AP33 VDD VDD Y39
BD14 VDDMS VDDMS AV20 AD40 VDD VDD AK25 AP34 VDD VDD Y40 E7-E3
BD17 VDDMS VDDMS AV21 AD41 VDD VDD AK26 AP35 VDD VDD Y41
BD18 VDDMS VDDMS AV22 AD42 VDD VDD AK27 AP36 VDD VDD Y42
BD21 VDDMS VDDMS AV23 AD43 VDD VDD AK28 AP37 VDD VDD Y43
BD22 VDDMS VDDMS AV24 AF14 VDD VDD AK29 AP38 VDD
BD25 VDDMS VDDMS AV25 AF15 VDD VDD AK30
BD26 VDDMS VDDMS AV26 AF16 VDD VDD AK31
BD28 VDDMS VDDMS AV27 AF17 VDD VDD AK32
E7-E3
BD29 VDDMS VDDMS AV28 AF18 VDD VDD AK33 VDD_SENSE BT48 85DIFF_NETCLASS2 R731 0_04 GPU_NVVDD_SENSE
BD31 AV29 AF19 AK34 BR48 GPU_NVVDD_FBRTN_GPU R732 0_04
85DIFF_NETCLASS2
GPU_GND_SENSE
GPU_NVVDD_SENSE 69,70
VDDMS VDDMS VDD VDD GND_SENSE 85DIFF_NETCLASS2 85DIFF_NETCLASS2 GPU_GND_SENSE 69,70
BD32 VDDMS VDDMS AV30 AF20 VDD VDD AK35 E7-E3
BD35 VDDMS VDDMS AV31 AF21 VDD VDD AK36
BD36 VDDMS VDDMS AV32 AF22 VDD VDD AK37 E7-E3
BD39 VDDMS VDDMS AV33 AF23 VDD VDD V29
BD40 VDDMS VDDMS AV34 AF24 VDD VDD V30
BD43 VDDMS VDDMS AV35 AF25 VDD VDD V31
BD44
N13
N15
N17
VDDMS
VDDMS
VDDMS
VDDMS
VDDMS
VDDMS
VDDMS
VDDMS
AV36
AV37
AV38
AV39
AF26
AF27
AF28
T29
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
V32
V33
V34
V35
NVIDIA I2C SWITCH
N19 VDDMS VDDMS AV40 T30 VDD VDD V36
G1O
N21 VDDMS VDDMS AV41 T31 VDD VDD V37
N23 AV42 T32 V38 GN20E
VDDMS VDDMS VDD VDD Q56A
N25 AV43 T33 V39 1V8_AON Q56B

G2

5
VDDMS VDDMS VDD VDD MTDK3S6R

G
N27 VDDMS VDDMS AV44 T34 VDD VDD V40 20/24 NC/1V8
MTDK3S6R
N30 VDDMS VDDMS AW13 T35 VDD VDD V41 E7-E3 E7-E3
N32 AW44 T36 V42 AV1 BF10 6 1 4 3
VDDMS VDDMS VDD VDD NC 1V8
N34 VDDMS VDDMS AY13 T37 VDD VDD V43 AV2 NC 1V8 BF11

D
D

S
N36 VDDMS VDDMS AY14 T38 VDD VDD Y14 BG9 NC 1V8 BG10
N38 VDDMS VDDMS AY15 T39 VDD VDD Y15 BH10 NC 1V8 BG11
N40 AY16 T40 Y16 BH11 R822 *1K_04 E7-E3 I2CC_SCL_PP
VDDMS VDDMS VDD VDD NC 36,51,65,74 SMC_BAT I2CC_SCL_PP 32,33,70,72
N42 VDDMS VDDMS AY17 T41 VDD VDD Y17 BH14 NC
N44 AY18 T42 Y18 BJ16 R804 *1K_04 E7-E3 I2CC_SDA_PP
VDDMS VDDMS VDD VDD NC 36,51,65,74 SMD_BAT I2CC_SDA_PP 32,33,70,72
P13 VDDMS VDDMS AY19 T43 VDD VDD Y19 BJ7 NC
P44 VDDMS VDDMS AY20 V14 VDD VDD Y20 BJ8 NC RSVD_1 A4

D
T13 AY21 V15 Y21 BK16 A53

S
VDDMS VDDMS VDD VDD NC RSVD_2
T44 AY22 V16 Y22 BN49 BN1 6 1 4 3
VDDMS VDDMS VDD VDD NC RSVD_3 E7-E3
V13 VDDMS VDDMS AY23 V17 VDD VDD Y23 BP50 NC RSVD_4 BN56
V44 VDDMS VDDMS AY24 V18 VDD VDD Y24 BR50 NC RSVD_5 BT4 Q51A Q51B C1204 *0.1u_25V_X5R_04

G
2G
Y13 VDDMS VDDMS AY25 V19 VDD VDD Y25 BR51 NC RSVD_6 BT53

5
MTDK3S6R MTDK3S6R
Y44 VDDMS VDDMS AY26 V20 VDD VDD Y26 BT51 NC RSVD_7 D1
V21 Y27 D50 D56 E7-E3 E7-E3
VDD VDD NC RSVD_8 R821 0_04
V22 Y28 E50 NV_POWER_IC_EN 51,65
VDD VDD NC 1V8_AON
V23 VDD VDD Y29 F50 NC E7-E3
V24 VDD VDD Y30 G50 NC
VDDMS_SENSE BP49 V25 VDD VDD Y31 G6 NC
GNDMS_SENSE BR49 V26 VDD VDD Y32 N49 NC FUSE_SRC BH25 FP_FUSE_GPU R141 0_04 R847 *0_04
VDD3
V27 VDD VDD Y33
V28 D37
VDD E7-E3
E7-E3
E7-E3
VDDMS_SENSE E7-E3 A 1
NV_POWER_IC_EN 3 C NV_NVVDD_EN 26,70
GNDMS_SENSE E7-E3 A 2
NVVDD NV_FBVDDQ_EN 26,72,73
BAT54AS3
E7-E3

R768
*100_04
E7-E3 VDDMS_SENSE R749 *0_04 GPU_NVVDD_SENSE
E7-E3
GNDMS_SENSE R769 *0_04 GPU_GND_SENSE
E7-E3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
R748 Title
*100_04
E7-E3
[26]GPU PWR AND GND
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 26 of 81

GPU PWR & GND B - 27


Schematic Diagrams

GPU Decoupling
GPU Decoupling X)B9B 
X)B9B 
(((( !
(((( !
1V8_AON
NVVDD X)B9B  (((( ! 1u 5/7
NVVDD
X)B9B  (((( ! 4.7u 2/3
X)B9B  (((
FBVDDQ X)B9B 
(

((( C624 C627 C625 C626 C614 C630 C629 C632 C633 C634
1V8_AON

( 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08

FBVDDQ
X)B9B  (((
( C489 C115 C1041 C917 C914
4.7u_6.3V_X6S_06 4.7u_6.3V_X6S_06 *4.7u_6.3V_X6S_06 *1u_6.3V_X6S_04 *1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
C1141 C24 C427 C45 C990 C213 C249
10u_4V_X6S_06 10u_4V_X6S_06

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
Partition A
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
C618 C628 C619 C631 C617 C616 C615
47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 47u_2.5V_X6S_08 *47u_2.5V_X6S_08 *47u_2.5V_X6S_08 Near the GPU
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 1V8_AON


C989 C225

*1u_6.3V_X6S_04
1u_6.3V_X6S_04
C237 C359 C464 C354 C355 C261 C402 C439 C458 C462
10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06
C231 C97 C229 C207 C334
1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3 E7-E3

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

E7-E3 E7-E3 E7-E3 E7-E3


E7-E3
C1073 C1074 C1085 C1084 C1083 C975
Partition B 10u_4V_X6S_06
C292
C358 C327 C326 C353 C356 C308 C291 C438
10u_4V_X6S_06
Under the GPU

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 10u_4V_X6S_06 C461 C456
10u_4V_X6S_06
10u_4V_X6S_06 10u_4V_X6S_06
B.Schematic Diagrams

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

C435 C396
C1082 C324 *10u_4V_X6S_06 *10u_4V_X6S_06

1u_6.3V_X6S_04

*1u_6.3V_X6S_04
330u 2/3
E7-E3 E7-E3
E7-E3 E7-E3

Sheet 27 of 81 C226 C87 C1127 C1126


C1125
C14 C25
C331 C399
4.7u_6.3V_X6S_06 4.7u_6.3V_X6S_06
C414
4.7u_6.3V_X6S_06
C362
*4.7u_6.3V_X6S_06
C361
*4.7u_6.3V_X6S_06
NVVDD NVVDD NVVDD

1u_6.3V_X6S_04
1u_6.3V_X6S_04
GPU Decoupling

1u_6.3V_X6S_04
1u_6.3V_X6S_04
1u_6.3V_X6S_04
10u_4V_X6S_06 C600 C599
Partition C 10u_4V_X6S_06 C601
330U_2V_D2_D *330U_2V_D2_D
330U_2V_D2_D
SMD_7343 SMD_7343
E7-E3 E7-E3 E7-E3 SMD_7343
E7-E3 E7-E3

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3


C239 C262 C255 C238 C377 C325 C431 C257 C330
C309
E7-E3

1u_6.3V_X6S_04

1u_6.3V_X6S_04
E7-E3

1u_6.3V_X6S_04

1u_6.3V_X6S_04

*1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
E7-E3
C88 C240
1u_6.3V_X6S_04

*1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

Vinafix.com
E7-E3 E7-E3
C289 C307 C428 C430
C256 C360 C279 C457 C490 C495

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
C1063 C1061 C1116 C1060 C1059 C186 C16
10u_4V_X6S_06
1u_6.3V_X6S_04

1u_6.3V_X6S_04

10u_4V_X6S_06
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
Partition D E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

E7 E7 C290 C263 C340 C455 C397


E7-E3 E7-E3 E7 E7 E7 C500 C432 C254 C329 C277

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
C1065 C1072
1u_6.3V_X6S_04

*1u_6.3V_X6S_04

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

E7 E7 C460 C437 C378 C398


C395 C280 C258 C463 C436 C503

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04
Place Close to GPU
C28 C35 C282 C405 C211 C352
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

*10u_4V_X6S_06

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

C434 C433 C320 C454 C440 C401 C505 C459


C357 C276

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1u_6.3V_X6S_04

1u_6.3V_X6S_04
E7

1u_6.3V_X6S_04
E7-E3 E7-E3 E7-E3 E7-E3 E7

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

Place Close to GPU C260 C339


C400 C429 C236 C278 C328 C243 C275 C394

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04
1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04
1u_6.3V_X6S_04

*1u_6.3V_X6S_04
C179 C80 C82 C169 C161 C209 C208 C168 C387 C192
22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

*22u_4V_X6S_06
22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

*22u_4V_X6S_06

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 E7 E7 E7

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[27]GPU DECOUPLING
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 27 of 81

B - 28 GPU Decoupling
Schematic Diagrams

GPU IFPAB DPIIM


G1R

IFPAB DPIIM GN20E


TBT
7/24 IFPAB

DL-DVI DVI/HDMI DP
Share pad with IFPB_AUX signals

IFPA_AUX BT10 DP_A_AUX# 48


SDA SDA
SCL SCL IFPA_AUX BT11 DP_A_AUX 48

IFPA_L3 BR20 R740


TXC TXC DP_A#3 48 R741
R142 1K_1%_04 IFPAB_RSET BH23 IFPAB_RSET IFPA_L3 BP20
TXC TXC DP_A3 48 100K_1%_04 100K_1%_04
E7-E3
0.400 IFPA_L2 BP22 E7-E3 E7-E3
TXD0 TXD0 DP_A#2 48
IFPA_L2 BR22
TXD0 TXD0 DP_A2 48
BH22 IFPAB_PLLVDD
29,30,35 GPU_PLLVDD_XS_SP
IFPA_L1 BT22
C536 TXD1 TXD1 DP_A#1 48
IFPA_L1 BT23
1u_6.3V_X6S_04 TXD1 TXD1 DP_A1 48

E7-E3 IFPA_L0 BR23


TXD2 TXD2 DP_A#0 48
TXD2 TXD2 IFPA_L0 BP23
DP_A0 48

B.Schematic Diagrams
PEX_VDD

IFPB_AUX BR11
SDA
SCL IFPB_AUX BP11

C507 C550 C534 C502


0.400

C501
BF14
BF13
IFP_IOVDD
IFP_IOVDD
TXC
TXC
IFPB_L3
IFPB_L3
BL22
BM22 Sheet 28 of 81
GPU IFPAB DPIIM
4.7u_6.3V_X6S_06

1u_6.3V_X6S_04

*1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

BF16 IFP_IOVDD TXD3 TXD0 IFPB_L2 BK22


BF17 IFP_IOVDD TXD3 TXD0 IFPB_L2 BJ22

E7-E3 E7-E3 E7-E3 E7-E3 E7-E3 IFPB_L1 BK23


TXD4 TXD1
TXD4 TXD1 IFPB_L1 BL23

Near the GPU


TXD5 TXD2 IFPB_L0 BK25

Vinafix.com
A, B share the filter Close the GPU TXD5 TXD2 IFPB_L0 BJ25

IFPAB

E7-E3

1V8_AON

R734
10K_1%_04

E7-E3
GPIO14_IFPA_HPD
33 GPIO14_IFPA_HPD
C

Q44 BIFPA_HPD_R_Q R776 100K_1%_04 GPIO14_IFPA_HPD_R R775 0_04 GPIO14_IFPA_HPD_RC


OUT2_HPD 41,48
BTN3904 E7-E3 E7-E3
E

E7-E3 R777 C1164 C1163


100K_1%_04 220p_50V_NPO_04 *220p_50V_NPO_04

E7-E3 E7-E3 E7-E3

R755 *0_04

E7-E3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[28]GPU IFPAB DPIIM
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 28 of 81

GPU IFPAB DPIIM B - 29


Schematic Diagrams

GPU IFPCD DPIIM


G1S
IFPCD DPIIM GN20E
HDMI
8/24 IFPC

R145 1K_1%_04 IFPC_RSET BH20 IFPCD_RSET


E7-E3 DVI/HDMI DP

0.300
BH19 IFPCD_PLLVDD IFPC_AUX BM10
28,30,35 GPU_PLLVDD_XS_SP SDA DGPU_HDMI_CTRLDATA 13
IFPC_AUX BL10
SCL DGPU_HDMI_CTRLCLK 13
C537
1u_6.3V_X6S_04
TXC IFPC_L3 BK17
DGPU_HDMI_CLOCKN 13
TXC IFPC_L3 BL17
DGPU_HDMI_CLOCKP 13
E7-E3
IFPC_L2 BL19
TXD0 DGPU_HDMI_DATA2N 13
TXD0 IFPC_L2 BM19
DGPU_HDMI_DATA2P 13
IFPC BK19
TXD1 IFPC_L1 DGPU_HDMI_DATA1N 13
PEX_VDD TXD1 IFPC_L1 BJ19
DGPU_HDMI_DATA1P 13
IFPC_L0 BK20
TXD2 DGPU_HDMI_DATA0N 13
TXD2 IFPC_L0 BL20
DGPU_HDMI_DATA0P 13

BF19 IFP_IOVDD
B.Schematic Diagrams

BF20 IFP_IOVDD
C654 C538 C541
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3

Sheet 29 of 81 E7-E3 E7-E3 E7-E3 G1T


GN20E
eDP
GPU IFPCD DPIIM Near the GPU
Under the GPU
9/24 IFPD

R185
R186
DVI/HDMI DP 100K_04 To DP 2 TO 1 PS8331 SW
100K_04 DIFF=90ohm, L<2"~4"
E7-E3 E7-E3
IFPD_AUX BL11
SDA DEDP_D_AUX#_SDA 36
IFPD_AUX BM11
SCL DEDP_D_AUX_SCL 36

TXC IFPD_L3 BT16


DEDP_D#3 36
TXC IFPD_L3 BT17
DEDP_D3 36

Vinafix.com
TXD0 IFPD_L2 BR17
DEDP_D#2 36
TXD0 IFPD_L2 BP17
DEDP_D2 36
IFPD BP19
TXD1 IFPD_L1 DEDP_D#1 36
TXD1 IFPD_L1 BR19
DEDP_D1 36

TXD2 IFPD_L0 BT19


PEX_VDD DEDP_D#0 36
TXD2 IFPD_L0 BT20
DEDP_D0 36
0.400
BF22 IFP_IOVDD
BF23 IFP_IOVDD
C653 C509 C540
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04
1u_6.3V_X6S_04

E7-E3
1V8_AON
E7-E3 E7-E3

E7-E3
R770
10K_1%_04
Near the GPU Under the GPU
E7-E3
GPIO17_IFPD_HPD
33 GPIO17_IFPD_HPD
R752

C
R771
100K_1%_04 0_04
Q42 B IFPD_HPD_R_Q GPIO17_IFPD_HPD_R
IN2_HPD 36
BTN3904 E7-E3
E7-E3

E
E7-E3 C1162 C1161
R751 220p_50V_NPO_04 *220p_50V_NPO_04
100K_1%_04

1V8_AON
E7-E3
E7-E3
E7-E3
R750 *0_04
R724 E7-E3
10K_1%_04

GPIO27_IFPC_HPD E7-E3
33 GPIO27_IFPC_HPD
C

Q41 B IFPC_HPD_R_Q R721 100K_1%_04 GPIO27_IFPC_HPD_R R720 0_04


HDMI_HPD 13,41
BTN3904 E7-E3 E7-E3
R722
E

E7-E3 100K_1%_04 C1148 C1149


220p_50V_NPO_04 *220p_50V_NPO_04
E7-E3
E7-E3 E7-E3
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
R723 *0_04 [29]GPU IFPCD DPIIM
E7-E3
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Hotplug Detection Date: Monday, January 04, 2021 Sheet 29 of 81

B - 30 GPU IFPCD DPIIM


Schematic Diagrams

GPU IFPE Mictor

IFPE Mictor G1U


GN20E
mDP
10/24 IFPE R147 R148
DVI/HDMI DP 100K_04 100K_04
E7-E3
E7-E3
ŮŪůŪġġŅőŠņ
R146 1K_1%_04 IFPEF_RSET BH17 IFPEF_RSET SDA IFPE_AUX BJ11
MDP_E_AUX#_SDA 12
E7-E3 SCL IFPE_AUX BK11
MDP_E_AUX_SCL 12
0.400
IFPE_L3 BL13
TXC MDP_E#3 12
BH16 IFPEF_PLLVDD IFPE_L3 BM13
28,29,35 GPU_PLLVDD_XS_SP TXC MDP_E3 12
C539 BK13
1u_6.3V_X6S_04 TXD0 IFPE_L2 MDP_E#2 12
TXD0 IFPE_L2 BJ13
MDP_E2 12
E7-E3 IFPE_L1 BK14
TXD1 MDP_E#1 12
TXD1 IFPE_L1 BL14
MDP_E1 12
IFPE
IFPE_L0 BL16
TXD2 MDP_E#0 12
TXD2 IFPE_L0 BM16
PEX_VDD MDP_E0 12

B.Schematic Diagrams
BG13 IFP_IOVDD
BG14 IFP_IOVDD
C526 C497 C498 BG23 IFP_IOVDD

Sheet 30 of 81
4.7u_6.3V_X6S_06 1u_6.3V_X6S_04 1u_6.3V_X6S_04

E7-E3

GPU IFPE Mictor


E7-E3 E7-E3 E7-E3

Near the GPU


E, F share the filter
Close the GPU

1V8_AON
Hotplug Detection
Vinafix.com
R753
10K_1%_04

E7-E3
GPIO18_IFPE_HPD
33 GPIO18_IFPE_HPD
C

Q43 B GPIO18_IFPE_HPD_R_Q R773 100K_1%_04 GPIO18_IFPE_HPD_R R754 0_04


G_DP_DHPD_E 12,41
BTN3904 E7-E3 E7-E3
E

E7-E3 C1156 C1157


R774 220p_50V_NPO_04 *220p_50V_NPO_04
100K_1%_04
E7-E3 E7-E3
E7-E3

R772 *0_04

E7-E3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[30]GPU IFPE Mictor
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 30 of 81

GPU IFPE Mictor B - 31


Schematic Diagrams

GPU IFPF DP

IFPF DP

G1V
GN20E

6/24 IFPF

DVI/HDMI DP

IFPF_AUX BK10
SDA
IFPF_AUX BJ10
SCL

IFPF_L3 BP13
TXC
IFPF_L3 BR13
B.Schematic Diagrams

TXC

IFPF_L2 BT13
TXD0
IFPF_L2 BT14
TXD0
IFPF
Sheet 31 of 81
IFPF_L1 BR14
TXD1
PEX_VDD IFPF_L1 BP14
TXD1

IFPF_L0 BP16

GPU IFPF DP
TXD2
IFPF_L0 BR16
TXD2
BG19 IFP_IOVDD
BG20 IFP_IOVDD
C665 C542 C508 BG16
*1u_6.3V_X6S_04 1u_6.3V_X6S_04 IFP_IOVDD
*4.7u_6.3V_X6S_06 BG17 IFP_IOVDD

E7-E3 E7-E3
E7-E3

Near the GPU


E, F share the filter Close the GPU

Vinafix.com

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[31]GPU IFPF USB-C _ DP
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 31 of 81

B - 32 GPU IFPF DP
Schematic Diagrams

Output Power Measurement

VIN DEFAULT SHORT PWR_SRC

J1
14A 1 2 14A
8mm
E7-E3

3.3V NV3V3

R420 R421

B.Schematic Diagrams
*0_04 0_04

E7-E3 E7-E3 POWER MEASUREMENT


Change topology by GN20 design guide

Sheet 32 of 81
C819 2020/07/28
1u_6.3V_X6S_04
Total Power FBVDD
U812_VCC E7-E3
PWR_SRC PWR_SRC_NV PWR_SRC_NV PWR_SRC_NV_FB

Output Power
U15 0.400 RS2 RS1
1 4 1 4
PWR_SRC_NV_VINP_R R344 0_04 PFM_CH1_BS_IN1 3 27 2 3
BS_IN1 VCC 2 3
E7-E3 RL1632T4F-B-R005-FNH
C793 *1000p_50V_X7R_04 R340 *750_1%_04 RL1632T4F-B-R005-FNH
E7-E3

Measurement
E7-E3 E7-E3 E7-E3

PWR_SRC_VINP_R R342 0_04 PFM_CH1_BS_IN2 6 BS_IN2 SH_P1 2


SH_P1 R345 0_04 PFM_CH1_SH_IN_P1_C R316 0_04 PWR_SRC_NV_VINP_R
E7-E3 E7-E3 C795 680p_50V_X7R_04 E7-E3
C792 *1000p_50V_X7R_04 R339 *750_1%_04 SH_N1 1
PFM_CH1_SH_IN_N1 E7-E3 R346 0_04 PWR_SRC_NV_VINN_R
E7-E3 E7-E3 E7-E3

R367 *0_04 11 BS_IN3 SH_P2 5


SH_P2 R343 0_04 PFM_CH1_SH_IN_P2_C R314 0_04 PWR_SRC_VINP_R

U812_VCC
E7-E3
SH_N2 4
PFM_CH1_SH_IN_N2
E7-E3 C781 680p_50V_X7R_04
E7-E3 R315
E7-E3
0_04
E7-E3
PWR_SRC_VINN_R
NVIDIA GPIO LEVEL SHIFT
R368 0_04 BS_IN34 14 BS_IN4 SH_P3 12 R417 *0_04
E7-E3 E7-E3
SH_N3 13
SH_P3P4 R416 0_04
E7-E3
U812_VCC 3.3VS

Vinafix.com
PFM_FILTER_GND_FET 9
R338 0_04 GND_FET/RGND SH_P4 15
E7-E3
demo board to NVVDD page R371 *287_1%_04 32 SH_O1/NC SH_N4 16 NV3V3 R860
E7-E3
ADC_IN_P 33 100K_04 3.3VS
C794 *0.015u_16V_X7R_04 PFM_FILTER_SH_O1 łŅńŠŊŏŠő C840 *47p_50V_NPO_04 E7-E3
E7-E3
ADC_IN_N 33
E7-E3
7 ADC_IN_P PFM_ADC_IN_P_RC C854 R369
R312 0_04 SH_O2/IMON1 DIFF_P 20 R473 *0_04 *47p_50V_NPO_04
10K_1%_04 41 DGPU_PWRGD_R
E7-E3 E7-E3 E7-E3 R862
ADC_IN_N PFM_ADC_IN_N_RC C853 Q57A
C791 *0.015u_16V_X7R_04 PFM_FILTER_SH_O2 DIFF_N 19 R472 *0_04 *47p_50V_NPO_04 E7-E3 100K_04
MTDK3S6R

6
R313 *0_04 E7-E3 E7-E3 E7-E3 D
70 PS_NVVDD_IMON_R E7-E3
E7-E3 R366 *0_04 10 SH_O3/NC
PFM_PF_BSOK_R Q57B
E7-E3
BS_OK 30 G2
MTDK3S6R

3
C801 *0.1u_16V_X7R_04 PFM_FILTER_SH_O3 S E7-E3 D

1
C780 E7-E3
R469 *0_04 17 SH_O4/BG_REF_OUT 8 IMON2 R311 *10K_1%_04 PS_MSVDD_IMON_R G5
*100p_50V_NPO_04 NC/IMON2 DGPU_PWRGD 72
E7-E3 E7-E3 S
E7-E3 E7-E3

4
C818 *0.015u_16V_X7R_04 PFM_FILTER_SH_O4 18 BV_REF R471 0_04
NC/BV_REF R341
E7-E3 E7-E3 C790 C779
10K_1%_04 0_04 R861 *0_04
21 ADRS0 R474
U812_VCC
*100p_50V_NPO_04 *100p_50V_NPO_04
NC/ADRS0
E7-E3
GPIO22_ADC_MUX_SEL PFM_ADC_MUX_SEL_R E7-E3
R370 0_04 29 31 SYNC R475 *10K_1%_04
33 GPIO22_ADC_MUX_SEL MUX_SEL NC/SYNC
E7-E3 E7-E3 E7-E3 E7-E3 E7-E3
R418 10K_1%_04 PFM_ADC_FILTER_EN 28 EN
E7-E3 23 PFM_BG_REF_OUT R479 *0_04 R510 31.6K_1%_04 R511 10K_1%_04 3.3VS
R485 *1K_1%_04 PFM_SKIP_R 25 BG_REF_OUT/SCL E7-E3 E7-E3 E7-E3
5VS SKIP
E7-E3 24 PFM_BS_REF R480 *0_04
BS_REF/SDA
R487 10K_1%_04 E7-E3
U812_VCC PFM_ADC_FILTER_MODE 3.3VS
E7-E3
NV3V3
R486 *10K_1%_04 26 MODE/NC 22 PFM_CM_REF_IN R998 *10K_1%_04 R159
CM_REF_IN/ADRS1 E7-E3 NV3V3
E7-E3 100K_04
R509 *365K_1%_04 R477 10K_1%_04 E7-E3
R483 R482 C855 C852 C838 E7-E3 E7-E3
*30K_1%_04 *10K_1%_04
GND 33 R158
37 GPIO4_NVVDD_EN_R
*1000p_50V_X7R_04

1000p_50V_X7R_04

1000p_50V_X7R_04

E7-E3 100K_04
E7-E3 Q11A
MTDK3S6R

6
D E7-E3

E7-E3 G2
Q11B
NCP45495 S
MTDK3S6R

1
E7-E3

3
D
R419 *0_04 PFM_ADC_FILTER_EN
,33 GPIO1_GC6_FB_EN PFM_PF_BSOK_R
E7-E3 G5
E7-E3 E7-E3 E7-E3 GPIO4_NVVDD_EN 26,33
S

4
BV_REF E7-E3

*1.47K_04 R373

C839
R347 PFM_FILTER_SH_O1 R476 *10K_04
U812_VCC
E7-E3 24.9K_1%_04 R166 *0_04
E7-E3
R481 *0_04 E7-E3
I2CC_SDA_PP 26,33,70,72
D

C802
E7-E3

*1000p_50V_X7R_04
R478 *0_04
41 OVRM
G Q17 E7-E3
I2CC_SCL_PP 26,33,70,72 I2C Address selection
*MTA90N03ZN3 R470 0_04
Default setting (0x6A)
S

1u_6.3V_X6S_04
E7-E3
R310 E7-E3
100K_04 PFM_BS_REF R1006 0_04
I2CC_SDA_OVRM 33
ADRS0:(R5217=PU, R5219=NC)=1
E7-E3 E7-E3
PFM_BG_REF_OUT R1007 0_04
I2CC_SCL_OVRM 33
ADRS1:(R5232=NC, R5230=PD)=0
E7-E3 CLOSE TO PIN
7/20 ADD FAE reserve CAP
D02 ver NV request I2CC only for ORVM
2020/10/22
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[32]Output Power Measurement
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 32 of 81

Output Power Measurement B - 33


Schematic Diagrams

GPU GPIO, Fan, JTAG

DDS GPIO LEVEL SHIFT


GPIO3_MUX_CNTL_INT GPIO7_BL_PWM_GPU GPIO11_LCD_VDD_PWREN GPIO13_iGPU_BLON
R701 *0_04
E7-E3 NV3V3 R693 *0_04 R692 *0_04
E7-E3 NV3V3 E7-E3 NV3V3
R845 *0_04
NV3V3 R700 E7-E3
*100K_04 NV3V3 R695 NV3V3 R704
*100K_04 *100K_04
E7-E3

5
E7-E3 E7-E3 1V8_AON

5
1
4 GPIO3_MUX_CNTL_INT_3V3 1 1

5
GPIO3_MUX_CNTL_INT 2 4 4
R709 GPIO7_BL_PWM_GPU 2 VGA_BLPWM 11 GPIO11_LCD_VDD_PWREN 2 GPIO11_LCD_VDD_PWREN_3V3 11 1
100K_04 R694 R705 4 GPIO13_IGPU_BLON
U42 E7-E3

3
100K_04 100K_04 2
SN74LV1T08DCKR U39 E7-E3 U38 E7-E3 11,39 BLON

3
SN74LV1T08DCKR SN74LV1T08DCKR
E7-E3 U59

3
E7-E3 E7-E3 SN74LV1T08DCKR

E7-E3

GPIO3_MUX_CNTL_INT GPIO16_DISP_MUX_PWM_CNTL GPIO21_BLEN GPIO5_FRAME_LOCK#


R697 *0_04
FROM EC (GPF3) 3.3VS E7-E3 NV3V3 R696 *0_04
E7-E3 NV3V3 R168 *0_04
HIGH=PS8331B PORT2 (dGPU)
B.Schematic Diagrams

E7-E3

5
NV3V3 R698
1 *100K_04 NV3V3 R707
11,41,51 MUX_CTRL_BIOS *100K_04 1V8_AON
4 E7-E3
PS8461_SW_R 36

5
GPIO3_MUX_CNTL_INT_3V3 2 E7-E3

Sheet 33 of 81

5
U48 1

5
SN74LV1T32DCKR 4 1

3
GPIO16_DISP_MUX_PWM_CNTL 2 GPIO16_DISP_MUX_PWM_CNTL_3V3 11 4 1
R699 GPIO21_BLEN 2 GPIO21_BLEN_3V3 11 4 GPIO5_FRAME_LOCK#
FROM GPU (GPIO3) 100K_04 R708 2
U41 E7-E3

GPU GPIO, Fan,


HIGH=PS8331B PORT2 (dGPU)

3
100K_04 11 GPIO5_FRAME_LOCK#_3V3
SN74LV1T08DCKR U40 E7-E3

3
SN74LV1T08DCKR U5

3
E7-E3 *SN74LV1T08DCKR
E7-E3
1V8_AON VDD3 E7-E3

JTAG R814
0_04
E7-E3 R823 R813
DGPU_PEX_RST# R782 *0_04 E7-E3 10K_04
14,26 DGPU_PEX_RST# 10K_04
1V8_AON NV3V3 E7-E3
E7-E3
1V8_AON R780 10K_04 E7-E3
1V8_AON Q47A Q53A

2
auto shutdown 2.2K 㓡 1K E7-E3 MTDK3S6R

G
R778 E7-E3 MTDK3S6R

2
R779 R762 1K_04

G
*10K_1%_04 G1Q

Vinafix.com
10K_1%_04 1V8_AON I2CC_SCL 1 6 I2CC_SCL_P
E7-E3 E7-E3 GN20E 1 6 SMC_VGA_THERM I2CC_SCL_PP 26,32,70,72
R783 1K_04 E7-E3 R1004 *0_04
SMC_VGA_THERM 50,51,56

D
E7-E3 R764 2.21K_1%_04 E7-E3 I2CB_SCL_PH E7-E3

5
S

D
Place on bottom side I2CB_SDA_PH

G
12/24 MISC 1 R763 2.21K_1%_04 E7-E3
R165 2.21K_1%_04 E7-E3 I2CC_SCL
Q47B

5
E7-E3 I2CC_SDA I2CC_SDA 4 3 I2CC_SDA_P

G
MTDK3S6R R164 2.21K_1%_04 E7-E3 I2CC_SDA_PP 26,32,70,72
OVERT# BK7 OVERT I2CS_SCL BL8 SMC_VGA_THERM1 Q53B R1005 *0_04
26 OVERT#

D
I2CS_SDA BL7 SMD_VGA_THERM1 4 3 SMD_VGA_THERM MTDK3S6R E7-E3
SMD_VGA_THERM 50,51,56
I2CC_SCL C602 *470p_50V_X7R_04 E7-E3
E7-E3 E7-E3 E7-E3

D
BG8 TS_VREF I2CC_SDA C591 *470p_50V_X7R_04 E7-E3 I2CC_SCL_P R1002 0_04
BM7 I2CC_SCL_R R163 33.2_1%_04 I2CC_SCL I2CC_SCL_OVRM 32
I2CC_SCL
BN7 I2CC_SDA_R R162 33.2_1%_04 I2CC_SDA I2CC_SDA_P R1003 0_04 E7-E3
I2CC_SDA I2CC_SDA_OVRM 32
E7-E3 1V8_AON
1V8_AON
BN8
I2CB_SCL
D02 ver NV request I2CC only for ORVM

2
BM8 R743 Q45A
I2CB_SDA E7-E3

G
33.2_1%_04 MTDK3S6R
I2CB_SCL_R I2CB_SCL_PH 1 6
I2CB_SCL_DDS 11 E7-E3 R161 10K_1%_04 GPIO4_NVVDD_EN 2020/10/22

D
BR8 THERMDN E7-E3 R714 10K_1%_04 GPIO5_FRAME_LOCK#

5
R742 E7-E3 Q45B E7-E3 R786 10K_1%_04 GPIO9_THERM_ALERT#
1V8_AON

G
BP8 THERMDP 33.2_1%_04 MTDK3S6R E7-E3 R679 10K_1%_04 GPIO11_LCD_VDD_PWREN 3.3VS
I2CB_SDA_R I2CB_SDA_PH 4 3 E7-E3 R846 100K_1%_04 GPIO13_IGPU_BLON
I2CB_SDA_DDS 11 E7-E3 GPIO12_AC_DETECT

D
R710 10K_1%_04
E7-E3 R136 2.2K_1%_04 GPIO22_ADC_MUX_SEL
GPIO0 BP2 GPIO0_NVVDD_PWM_VID E7-E3 R137 10K_1%_04 GPIO24_IFPF_HPD
BN3 GPIO1_GC6_FB_EN GPIO0_NVVDD_PWM_VID 70
GPIO1 R781 R784 R785
BN2 GPIO2_UNUSED GPIO1_GC6_FB_EN 26,32
GPIO2 10K_04 10K_04 *10K_04
ADC_IN_P BP10 ADC_IN GPIO3 BM4 GPIO3_MUX_CNTL_INT R702 *100K_1%_04 GPIO3_MUX_CNTL_INT
32 ADC_IN_P ADC_IN_N GPIO4_NVVDD_EN NV3V3 E7-E3 E7-E3 E7-E3
BR10 ADC_IN GPIO4 BM3 E7-E3 GPIO3
32 ADC_IN_N BM2 GPIO5_FRAME_LOCK# GPIO4_NVVDD_EN 26,32 NV design guide recommend
GPIO5
BM1 GPIO6_NVVDD_PSI#

2
GPIO6

G
BL1 GPIO7_BL_PWM_GPU GPIO6_NVVDD_PSI# 70 GPIO3
GPIO7
GPIO8 BK6 GPIO8_MEM_VDD_CTL DDS recommend Document DA-09546-001-v03 GPIO9_THERM_ALERT# d_GPIO9_ALERT_FAN
GPIO8_MEM_VDD_CTL 72 1 6
GPIO9 BK5 GPIO9_THERM_ALERT# GPIO1_GC6_FB_EN R728 10K_04 E7-E3
BK4 GPIO10_ALT_MEM_VREF GPIO3_MUX_CNTL_INT R687 10K_04 Q46A

D
GPIO10 E7-E3
JTAG_TCLK BP25 BK3 GPIO11_LCD_VDD_PWREN GPIO5_FRAME_LOCK# R715 *100K_1%_04 E7-E3 MTDK3S6R

5
JTAG_TCK GPIO11

G
JTAG_TMS BN25 JTAG_TMS GPIO12 BK2 GPIO12_AC_DETECT GPIO7_BL_PWM_GPU R685 100K_1%_04 E7-E3 E7-E3
JTAG_TDI BT25 JTAG_TDI GPIO13 BK1 GPIO13_IGPU_BLON GPIO10_ALT_MEM_VREF R160 100K_1%_04 E7-E3 OVERT# 4 3 dGPU_OVERT 51
JTAG_TDO BR25 JTAG_TDO GPIO14 BJ6 GPIO14_IFPA_HPD GPIO16_DISP_MUX_PWM_CNTL R686 10K_04
GPIO15_IFPB_HPD GPIO14_IFPA_HPD 28 GPIO21_BLEN E7-E3
JTAG_TRST# BM25 BJ5 R680 100K_1%_04 Q46B

D
JTAG_TRST GPIO15 E7-E3
GPIO16 BJ4 GPIO16_DISP_MUX_PWM_CNTL MTDK3S6R
GPIO17 BJ3 GPIO17_IFPD_HPD
GPIO18_IFPE_HPD GPIO17_IFPD_HPD 29 E7-E3
GPIO18 BJ2
GPIO18_IFPE_HPD 30 1V8_AON 1V8_AON
JTAG_NVSEL BL25 NVJTAG_SEL GPIO19 BJ1 GPIO19
GPIO20 BH1 GPIO20_UNUSED
BG7 GPIO21_BLEN E7-E3
GPIO21
GPIO22 BG6 GPIO22_ADC_MUX_SEL C1165 *22p_25V_NPO_02 SMC_VGA_THERM1
GPIO23_UNUSED GPIO22_ADC_MUX_SEL 32 SMD_VGA_THERM1 R138 R725
GPIO23 BG5 C1158 *22p_25V_NPO_02
BG4 GPIO24_IFPF_HPD 10K_1%_04 10K_1%_04
R144 R143 GPIO24 E7-E3
GPIO25 BG3 GPIO25_FBVDD_PSI# E7-E3
10K_1%_04 10K_1%_04 BG2 GPIO26_ROM_WP# GPIO25_FBVDD_PSI# 72 E7-E3
GPIO26 GPIO26_ROM_WP# 34
BG1 GPIO27_IFPC_HPD 1V8_AON
E7-E3 E7-E3 GPIO27 GPIO27_IFPC_HPD 29
GPIO28 BF1 GPIO28_MSVDD_PWM_VID GPIO25_FBVDD_PSI#
GPIO29 BF2 GPIO29_NVVDD_EN_S-NC_M
BF3 GPIO30_MSVDD_PSI# GPIO6_NVVDD_PSI#

5
GPIO30
GPIO31
GPIO32
BF4
BF5 51 VBATT_BOOST#
1
4 GPIO12_AC_DETECT
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
GPIO33 BF6 2 Title
GPIO34 BF7
BF8
74 AC/BATL# R139 R716 [33]GPU_ GPIO, Fans, JTAG, Ste
GPIO35 U49 *10K_1%_04 10K_1%_04

3
Size Document Number Rev

E7-E3
SN74LV1T32DCKR
E7-E3
E7-E3 E7-E3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 33 of 81

B - 34 GPU GPIO, Fan, JTAG


Schematic Diagrams

GPU ROM, Straps

GROUP0 GROUP1
1V8_AON
1V8_AON
Samsung K4G80325BC-HC14 (C-die) 256Mx2chx16 (0x0) Default
Micron MT61K256M32JE-14:A (A-die) 256Mx2chx16 (0x1)

R757 R759 R761 R758 R760 R756


*100K_1%_04 *100K_1%_04 *100K_1%_04 *100K_1%_04 *10K_1%_04 100K_1%_04

E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3

STRAP0 ROM_SI

STRAP1 ROM_SO

STRAP2 ROM_SCLK

1= PCIE_CFG Low Power R157 R156 R155 R738 R739 R737


0= PCIE_CFG High Power 100K_1%_04 100K_1%_04 100K_1%_04 100K_1%_04 10K_1%_04 *100K_1%_04

E7-E3 E7-E3 E7-E3


E7-E3 E7-E3 E7-E3
1= SMB_ALT_ADDR Enable 1= DEVID_SEL Rebrand (GSYNC) 1= VGA_DEVICE Enable
0= SMB_ALT_ADDR Disable 0= DEVID_SEL Original (non-GSYNC) 0= VGA_DEVICE Disable

B.Schematic Diagrams
Sheet 34 of 81
GPU ROM, Straps
GROUP2 1V8_AON

R726 R727 R733


100K_1%_04 *100K_1%_04 100K_1%_04

E7-E3 E7-E3 E7-E3

Vinafix.com
STRAP3 G GYNC

STRAP4

STRAP5

R729 R730 R735


*100K_1%_04 100K_1%_04 100K_1%_04

1V8_AON
E7-E3 E7-E3 E7-E3

non G GYNC
R806 R809 1V8_AON
G1W *10K_1%_04 10K_1%_04
GN20E U57
E7-E3 E7-E3
GPIO26_ROM_WP#
14/24 MISC 2 33 GPIO26_ROM_WP#
7 HOLD*/IO3 VCC 8
œŐŎŠńŔŠŏŠœ

E7-E3 3 WP*/IO2
STRAP0 BM5 BP7 ROM_CS# 50OHM_NETCLASS2 R808 33.2_1%_04 50OHM_NETCLASS2 ROM_CS_N_R 1 C1231
STRAP0 ROM_CS CS* 0.1u_16V_X7R_04
STRAP1 BN5 STRAP1 E7-E3 E7-E3
STRAP2 BP4 STRAP2 ROM_SI BR7 ROM_SI 50OHM_NETCLASS2 R863 33.2_1%_04 ROM_SI_R 5 DI/IO0
STRAP3 BP3 BT8 ROM_SO R807 0_04 ROM_SO_R 50OHM_NETCLASS2 2
STRAP3 ROM_SO 50OHM_NETCLASS2
DO/IO1
STRAP4 BR3 BT7 ROM_SCLK R864 33.2_1%_04 ROM_SCLK_R 50OHM_NETCLASS2 6 4
STRAP4 ROM_SCLK 50OHM_NETCLASS2
50OHM_NETCLASS2
CLK GND
STRAP5 BR4 STRAP5 E7-E3 E7-E3
W25Q16JWSNIQ
R805 E7-E3
10K_1%_04
E7-E3 16M check

E7-E3
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[34]GPU_ ROM, STRAPS
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 34 of 81

GPU ROM, Straps B - 35


Schematic Diagrams

GPU XTAL

MISC2: XTAL. PLL

1V8_AON

L5 0.400
HCB1608KF-300T60 GPU_PLLVDD_XS_SP
GPU_PLLVDD_XS_SP 28,29,30
E7-E3 C515 C514
B.Schematic Diagrams

22u _6.3V_X6S_08 4.7u_6.3V_X6S_06


G1X
GN20E

Sheet 35 of 81 E7-E3 E7-E3

BG22
13/24 XTAL/PLL

SP_PLLVDD

GPU XTAL
Place near GPU
C513 C551 BG25
1u_6.3V_X6S_04 VID_PLLVDD
1u_6.3V_X6S_04

E7-E3 E7-E3

BF9 GPCADC_AVDD
C532 C535
1u_6.3V_X6S_04 1u_6.3V_X6S_04

Vinafix.com
BF25 CORE_PLL_AVDD

E7-E3 E7-E3

BK8 EXT_REFCLK_FL XTALOUTBUFF BP5 XTALOUTBUFF

BT5 XTALIN XTALOUT BR5 XTALOUT_R

XTAL_IN_OUT

R149 R154
100K_1%_04
*10K_1%_04
E7-E3 E7-E3 SmartFan Strap Table
E7-E3
XTALOUTBUFF Inverted
R150
STRAP VALUE Voltage SmartFan PWM %
C552 10K_1%_04

*18p_25V_NPO_02
E7-E3 0 0V GPIO DISABLED
E7-E3
1 0.9V 33% PWM

X2
XTAL_IN_OUT 3 1.8V 66% PWM
XTAL_IN_OUT 4 3 XTALOUT
GND
XTALIN 1 2
GND

U83-076_27MHZ
C1151 C1152
12p_50V_NPO_04 fsx3m 12p_50V_NPO_04
E7-E3
E7-E3 E7-E3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[35]GPU_ XTAL, PLL
Size Document Number Rev
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 35 of 81

B - 36 GPU XTAL
Schematic Diagrams

eDP 2-to-1 PS8461 SW


5 4 3 2 1

R819 499K_1%_04
R818 499K_1%_04 3.3VS

3.3VS
IEDP_AUX_R C1200 0.1u_10V_X7R_04 Frome Intel SW 1_IN2_EQ1 R873 4.7K_04
CPU_EDP_AUXP 3
C1198 C1199 IEDP_AUX#_R C1201 0.1u_10V_X7R_04 DIFF=85ohm
DEDP_D_AUX_SCL_R CPU_EDP_AUXN 3
C1202 0.1u_10V_X7R_04 From Nvidia R222 4.7K_04
DEDP_D_AUX#_SDA_R DEDP_D_AUX_SCL 29
0.1u_10V_X5R_04 1u_6.3V_X5R_04 C1203 0.1u_10V_X7R_04 DIFF=90ohm
DEDP_D_AUX#_SDA 29 SW 1_IN2_EQ0 R881 4.7K_04
SW 1_EDP_AUXP 11
SW 1_EDP_AUXN 11
R223 4.7K_04
To eDP Panel CONN
U60 SW 1_IN1_EQ1 R871 *4.7K_04

67

66
65
64
63
62
61
60
59
58
57
D D

R220 4.7K_04

IN1_SCL

IN2_SCL

DP_AUXp_SCL
IN1_AUXp
IN1_AUXn
IN2_AUXp
IN2_AUXn
IN1_SDA

IN2_SDA

DP_AUXn_SDA
EPAD
SW 1_IN1_EQ0 R872 *4.7K_04
1 56 VDD12_A
VDD33_A 2 VDD_DDC VDD12 55 VDDTX12_A R221 4.7K_04
Frome Intel VDD33 VDDTX12
DIFF=85ohm CAP NEAR PS8461 VDDRX12_A 3 54
IEDP_TXP_0_R VDDRX12 OUT_D0p DP_TXP0 11
C1216 0.22u_10V_X5R_04 4 53
3 CPU_EDP_TXP0 IEDP_TXN_0_R IN1_D0p OUT_D0n MID1_CA_DET DP_TXN0 11
C1217 0.22u_10V_X5R_04 5 52
3 CPU_EDP_TXN0 I2C_ADDR_SW1 IN1_D0n DP_CADET
6 51
I2C_ADDR OUT_D1p DP_TXP1 11
C1214 0.22u_10V_X5R_04 IEDP_TXP_1_R 7 50
3 CPU_EDP_TXP1 IN1_D1p OUT_D1n DP_TXN1 11
C1226 0.22u_10V_X5R_04 IEDP_TXN_1_R 8 49 EDP_HPD_R R842 0_04 EDP_HPD 11
3 CPU_EDP_TXN1 EDP_SW _R IN1_D1n OUT_HPD

B.Schematic Diagrams
9 48
SW OUT_D2p DP_TXP2 11
C1228 0.22u_10V_X5R_04 IEDP_TXP_2_R 10 47
3 CPU_EDP_TXP2 IN1_D2p OUT_D2n DP_TXN2 11
C1229 0.22u_10V_X5R_04 IEDP_TXN_2_R 11 46 SW 1_CFG4
3 CPU_EDP_TXN2 IN1_D2n CFG4
C1227 0.22u_10V_X5R_04 IEDP_TXP_3_R 12 45
3 CPU_EDP_TXP3 IN1_D3p OUT_D3p DP_TXP3 11
3 CPU_EDP_TXN3
C1233
C1235
0.22u_10V_X5R_04 IEDP_TXN_3_R
0.22u_10V_X5R_04 DEDP_D0_R
13
14 IN1_D3n PS8461E OUT_D3n
44
43 VDDA12_A DP_TXN3 11
29 DEDP_D0 IN2_D0p VDDA12
C1236 0.22u_10V_X5R_04 DEDP_D#0_R 15 42 VDDTX12_A To eDP Panel CONN
29 DEDP_D#0 IN2_D0n VDDTX12 SW 1_IN1_EQ1
16 41 DIFF=100ohm

Sheet 36 of 81
41 SB_IEDP_HPD DEDP_D1_R IN1_HPD IN1_EQ1 SW 1_IN1_EQ0
C1234 0.22u_10V_X5R_04 17 40
29 DEDP_D1 DEDP_D#1_R IN2_D1p IN1_EQ0 SW 1_IN2_EQ1
C1245 0.22u_10V_X5R_04 18 39
29 DEDP_D#1 IN2_D1n IN2_EQ1 SW 1_IN2_EQ0
19 38
29 IN2_HPD DEDP_D2_R IN2_HPD IN2_EQ0
C1247 0.22u_10V_X5R_04 20 37

eDP 2-to-1 PS8461


29 DEDP_D2 DEDP_D#2_R IN2_D2p RSV0
C1248 0.22u_10V_X5R_04 21 36
29 DEDP_D#2 DEDP_D3_R IN2_D2n RSV1
C1246 0.22u_10V_X5R_04 22 35
29 DEDP_D3 DEDP_D#3_R IN2_D3p RSV2
C1255 0.22u_10V_X5R_04 23 34 CSCL
29 DEDP_D#3 IN2_D3n CSCL

SW
C From Nvidia C
VDDRX12

DIFF=90ohm
VDD33

VDD12
CSDA
REXT
CFG3
CFG2
CFG1
CFG0

PD#
FROM PCH (GPP_F9)
HIGH=PS8331B PORT2 (dGPU)
CSCL R882 *0_04
LOW=PS8331B PORT1 (iGPU) (DEFAULT) SMC_BAT 26,51,65,74

Vinafix.com
24
25
26
27
28
29
30
31
32
33

R213 *0_04 CSDA R883 *0_04


41 PS8461_SW SMD_BAT 26,51,65,74
VDDRX12_A
SW1_CFG3
SW1_CFG2
SW1_CFG1
SW1_CFG0
VDD33_A

DP1_SW1_REXT
VDD12_A
CSDA

R207 0_04 EDP_SW _R


33 PS8461_SW_R
FROM DDS FUNCTION
R208 1.2VS 3.3VS
100K_04
L10 . HCB1608KF-121T30 VDD12_A
L6 . HCB1608KF-121T30 VDD33_A
R880
C703 C1259 C658 C1218 C715 C668 C1197 C704 C1258 C660
4.99K_1%_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

4.7u_6.3V_X5R_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

4.7u_6.3V_X5R_04
3.3VS

CFG0 Operation mode configuration for Input port#1:


L:DP Port is configured to Auto jitter cleaning mode SW 1_CFG0 R879 *4.7K_04
B (default) 1.2VS B
M:DP Port is configured to Redriving mode
H:DP Port is configured to Full jitter cleaning mode R224 4.7K_04
L11 . HCB1608KF-121T30 VDDRX12_A

Auto EQ option for Input Port1 SW 1_CFG1 R878 4.7K_04 C1257 C1215 C669 C1256 C705
CFG1 =
L:Auto EQ enabled (default) 1.2VS

0.1u_10V_X5R_04

0.01u_50V_X7R_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

4.7u_6.3V_X5R_04
R225 *4.7K_04
EQ automatically adjusted based on link training.
H:Auto EQ disabled.
L8 . HCB1608KF-121T30 VDDA12_A

CFG2 Output Configurationϗ SW 1_CFG2 R877 4.7K_04 C1237 C681 C674 C673
L: DP output is dynamic adjusted based on link training (default)
M: DP output is fixed to 400mV/0dB

0.01u_50V_X7R_04

0.1u_10V_X5R_04

1u_6.3V_X5R_04

4.7u_6.3V_X5R_04
R226 *4.7K_04
H: DP output is fixed to 800mV/3.5dB

Auto EQ option for Input Port2 1.2VS


CFG3 = SW 1_CFG3 R876 4.7K_04
L:Auto EQ enabled (default) VDDTX12_A
EQ automatically adjusted based on link training.
R227 *4.7K_04
L9 . HCB1608KF-121T30
H:Auto EQ disabled.
C659 C1238 C682 C1219 C680
0.1u_10V_X5R_04

0.01u_50V_X7R_04

0.1u_10V_X5R_04

0.01u_50V_X7R_04

4.7u_6.3V_X5R_04
CFG4 Operation mode configuration for Input port#2: SW 1_CFG4 R200 *4.7K_04
L:DP Port is configured to Auto jitter cleaning mode
(default) R199 4.7K_04
M:DP Port is configured to Redriving mode
H:DP Port is configured to Full jitter cleaning mode
I2C_ADDR =
L:Default I2C address, 0x10-0x2F I2C_ADDR_SW1 R206 4.7K_04
H:Alternative I2C address, 0x90-0x9F and
A 0xD0-0xDF A

SW= SW 1_EDP_AUXP R856 *100K_04


L: Port1 is selected as the input port
H: Port2 is selected as the input port SW 1_EDP_AUXN R866 *100K_04
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
VDD_DDC: DDC Passive Switch Supply Power. MID1_CA_DET R201 1M_04 Title
It should be connected with 1.8V or 3.3V
which depends on the DDC IO voltage of source IC
[36]eDP 2-TO-1 PS8461 SW
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 36 of 81


5 4 3 2 1

eDP 2-to-1 PS8461 SW B - 37


Schematic Diagrams

PCH 1/9
5 4 3 2 1

CONSENT STRAP PESONALITY STRAP ESPI FLASH SHARING MODE GPP_G_14_GSXDIN:


ENABLE:LOW IS ENABLED IF LOW MASTER ATTACHED FLASH SHARING:LOW DMI AC COUPLING FULL VOLTAGE MODE
SLAVE ATTACEHD FLASH SHARING:HIGH WHEN SAMPLED LOW
(INTERNAL WEAK PU) PCH HAS NO INTERNAL (INTERNAL WEAK PD)
TERMINATION U64A
3.3VA AV29
3.3VA_SPI 3.3VA_SPI GPP_B13/PLTRST# PLT_RST# 26,45
R970 *1K_04 BE36
40,51,54,59 LAN_W AKEUP# GPP_A11/PME#/SD_VDD2_PWR_EN#
CML-PCH R15 Y47
R895 R13 RSVD2 GPP_K16/GSXCLK Y46
R948 R949 W TPM 5.1 Ohm RSVD1 GPP_K12/GSXDOUT Y48
GPP_K13/GSXSLOAD
20K_04 20K_04
*4.7K_04 W/o TPM 22 Ohm AL37
AN35 VSS GPP_K14/GSXDIN
W46
AA45
GPP_K_14_GSXDIN T14 GPP_K_14_GSXDIN:
TP GPP_K15/GSXSRESET#
DMI AC COUPLING FULL VOLTAGE MODE
D SPI_IO2 SPI_IO3 GPP_H_12 CML-PCH WHEN SAMPLED LOW D
HSPI_MSI R323 CML-PCH5.1_1%_04 AU41 AL47 GPP_H3 R282 CML-PCH 10K_04
CML-PCH CML-PCH 55 HSPI_MSI SPI0_MOSI GPP_E3/CPU_GP0 3.3VS
HSPI_MSO R324 CML-PCH5.1_1%_04 BA45 AM45 R930 0_04
55 HSPI_MSO SPI0_MISO GPP_E7/CPU_GP1 TP_ATTN# 58
HSPI_CE# AY47 BF32 BT_RF_KILL_R_N R968 0_04
55 HSPI_CE# SPI0_CS0# GPP_B3/CPU_GP2 BT_EN 54
R941 CML-PCH5.1_1%_04 AW47 BC33 W IFI_RF_KILL_R_N R967 *0_04 W LAN_EN 51,54
55 HSPI_SCLK SPI0_CLK GPP_B4/CPU_GP3
BOOT HALT JTAG ODT AW48 CML-PCH
SPI0_CS1# AE44 CML-PCH
ENABLED IF LOW DISABLE:LOW GPP_H18/SML4ALERT#
PCH HAS (INTERNAL WEAK PU) SPI_W P# R950 CML-PCH 33_04 SPI_IO2 AY48 AJ46 CML-PCH
SPI0_IO2 GPP_H17/SML4DATA TBT_FRC_PW R 48
SPI_HOLD# R951 CML-PCH 33_04 SPI_IO3 BA46 AE43
INTERNAL WEAK SPI0_IO3 GPP_H16/SML4CLK GPP_H15
TBT_RTD3_PW R_EN_R 48
AT40 AC47 R894 100K_04
PU 55 SPI0_CS2# SPI0_CS2# GPP_H15/SML3ALERT# 3.3VA D02C change
AD48 CML-PCH For USB board
3.3VA_SPI 3.3VA_SPI BE19 GPP_H14/SML3DATA AF47 GPP_H13 R267 CML-PCH 100K_04 ESPI FLASH SHARING MODE
GPP_D1/SPI1_CLK/SBK1_BK1 GPP_H13/SML3CLK 3.3VA MASTER ATTACHED FLASH SHARING:LOW
BF19 AB47 GPP_H_12 T75
BF18 GPP_D0/SPI1_CS#/SBK0_BK0 GPP_H12/SML2ALERT# AD47 SLAVE ATTACEHD FLASH SHARING:HIGH
BE18 GPP_D3/SPI1_MOSI/SBK3_BK3 GPP_H11/SML2DATA AE48
(INTERNAL WEAK PD)
R320 R351 BC17 GPP_D2/SPI1_MISO/SBK2_BK2 GPP_H10/SML2CLK BB44 R352 1M_04
GPP_D22/SPI1_IO3 INTRUDER# VCC_RTC

1
BD17
20K_04 CML-PCH 20K_04 GPP_D21/SPI1_IO2
CML-PCH JOPEN2 CML-PCH
B.Schematic Diagrams

RESERVED HM470 1 OF 13 *OPEN_10mil-1MM


External pull-up is required. Recommend
CML-PCH

2
HSPI_MSI HSPI_MSO 100K if pulled up to 3.3V or 75K if
pulled up to 1.8V.
This strap should sample HIGH. There
should NOT be any on-board device
driving it to opposite direction during Project ID ID1 ID2 ID3 ID4
R322 R321 strap sampling.
*4.7K_04 *4.7K_04 PC50DS-G

Sheet 37 of 81
GPP_H15 R893 *20K_04
CML-PCH CML-PCH (GN20-E7 MAX-Q) H H H H
CML-PCH PC50DR-G
C C
(GN20-E5 MAX-Q) H H H L

PCH 1/9
3.3VA VDD3

BIOS + ME ROM PC50DP-G


(GN20-E3 MAX-P) H H L H
R266 R281 3.3VA_SPI SPI_* = 1"~6.5" W TPM 56 Ohm PC50DS 3.3VS 3.3VS 3.3VS 3.3VS
W /TPM 0_04 0_04 U66
W/o TPM 22 Ohm (GN20-E7 MAX-Q) H L H L
8 5 SPI_SI_M R952 CML-PCH56_04 HSPI_MSI
VDD SI PC50DR
C1284
W /O TPM
2 SPI_SO_M R896 CML-PCH56_04 HSPI_MSO (GN20-E5 MAX-Q) H L L H R447 R977 R986 R958
SO

Vinafix.com
R265CML-PCH PC50DP
0.1u_6.3V_X5R_02 SPI_W P# 3 1 SPI_CS0# R897 CML-PCH0_04 HSPI_CE# 10K_04 *10K_04 10K_04 *10K_04
CML-PCH 20K_04 WP# CE# (GN20-E3 MAX-P) H L L L BOARD_ID1 CML-PCH CML-PCH CML-PCH CML-PCH
6 SPI_SCLK_M R953 CML-PCH56_04 HSPI_SCLK BOARD_ID2
R954 SCK PC70DS-G BOARD_ID3
SPI_HOLD# 7 4 R943 (GN20-E7 MAX-Q) L H H H BOARD_ID4
20K_04 HOLD# VSS
GD25R127DSIG
*100K_04 PC70DR-G
VCCPSPI VOLTAGE SELECT CML-PCH (GN20-E5 MAX-Q) L H H L
LOW: 3.3V (DEFAULT) CML-PCH CML-PCH
128MB PC70DP-G R358 R976 R975 R959
HIGH: 1.8V
(INTERNAL WEAK PD) GD25R127DSIG 6-04-25127-A70 (Main support RPMC) (GN20-E3 MAX-P) L H L H *10K_04 10K_04 *10K_04 10K_04
MX25L12873FM2I-10G 6-04-25128-A72
GD25B127DSIGR 6-04-25127-470 PC70DS CML-PCH CML-PCH CML-PCH CML-PCH
1.8VA_PCH
(GN20-E7 MAX-Q) L L H L
R335 *100K_04 GPP_J9
R331 100K_04
PC70DR
(GN20-E5 MAX-Q) L L L H
CML-PCH
B B
R939
CML-PCH
10K_04 GPP_J1
PC70DP
R336 10K_04 M.2_CNV_BRI_DT_BT_UART0_RTS (GN20-E3 MAX-P) L L L L
R362 CML-PCH20K_04 M.2_CNV_RGI_DT_BT_UART0_TX
R399 CML-PCH*100K_04 M.2_CNV_BRI_DT_BT_UART0_RTS
CML-PCH XTAL SELECT-1 U64M
LOW: 38.4MHz BD4 CNV_W R_CLKN
CML-PCH CNVI_W R_CLKN 54
HIGH: 24MHz BOARD_ID1 AW13 CNV_WR_CLKN BE3 CNV_W R_CLKP
GPP_G0/SD_CMD CNV_WR_CLKP CNVI_W R_CLKP 54
M.2_CNV_RGI_DT_BT_UART0_TX BOARD_ID2 BE9
M.2 CNVI STRAP BOARD_ID3 BF8 GPP_G1/SD_D0 BB3
1.8VA_PCH HIGH -> DISABLE GPP_G2/SD_D1 CNV_WR_D0N CNVI_W R_D0N 54
LOW -> ENABLE BOARD_ID4 BF9 BB4
GPP_G3/SD_D2 CNV_WR_D0P CNVI_W R_D0P 54
BG8 BA3 CNVI_W R_D1N 54
M.2_CNV_BRI_RSP 32 GPIO4_NVVDD_EN_R GPP_G4/SD_D3 CNV_WR_D1N
R946 20K_04 BE8 BA2 CNVI_W R_D1P 54
R938 20K_04 M.2_CNV_RGI_RSP BD8 GPP_G5/SD_CD# CNV_WR_D1P
CML-PCH T86 AV13 GPP_G6/SD_CLK BC5
GPP_G7/SD_WP CNV_WT_CLKN CNVI_W T_CLKN 54
CML-PCH 3.3VA R259 *10K_04 BB6 CNVI_W T_CLKP 54
3.3VS R258 10K_04 AP3 CNV_WT_CLKP
5,41 H_SKTOCC_N GPP_I11/M2_SKT2_CFG0
D02C_BOARD_ID R926 10K_04 AP2 BE6
3.3VA GPP_I12/M2_SKT2_CFG1 CNV_WT_D0N CNVI_W T_D0N 54
D02C change AN4 BD7 CNVI_W T_D0P 54
R454 10K_04 VCCIO_3P3_PW RGATE CML-PCH AM7 GPP_I13/M2_SKT2_CFG2 CNV_WT_D0P BG6
GPP_I14/M2_SKT2_CFG3 CNV_WT_D1N CNVI_W T_D1N 54
CML-PCH CML-PCH BF6 CNVI_W T_D1P 54
CML-PCH CNV_WT_D1P BA1 CNV_W T_RCOMP R947 150_1%_04
1.8VA CNV_WT_RCOMP CML-PCH
AV6 B12 MPHY_RCOMPN R209 CML-PCH100_1%_04
54 CNVI_GNSS_PA_BLANKING GPP_J0/CNV_PA_BLANKING PCIE_RCOMPN
U17 GPP_J1 AY3 A13 MPHY_RCOMPP
63 GPP_J1 GPP_J1/CPU_VCCIO_PWR_GATE# PCIE_RCOMPP SD3_RCOMP_1P8
5 1 R360 CML-PCH R330 75K_04 AR13 BE5 R359 CML-PCH200_1%_04
C816 VCC NC 2 GPP_J1 CML-PCH R332 *100K_04 AV7 GPP_J11/A4WP_PRESENT SD_RCOMP_1P8 BE4 SD3_RCOMP_3P3 R955 CML-PCH200_1%_04
A 10K_04 CML-PCH R940 *100K_04 AW3 GPP_J10 SD_RCOMP_3P3 BD1
0.1u_6.3V_X5R_02 AT10 GPP_J_2 GPPJ_RCOMP_1P81 BE1
A CML-PCH GPP_J_3 GPPJ_RCOMP_1P82 A
4 3 R337 22_04 M.2_CNV_BRI_DT_BT_UART0_RTS AV4 BE2 GPPJ_RCOMP_1P8 R956 200_1%_04
Y GND 54 CNVI_BRI_DT GPP_J_4_CNV_BRI_DT_UART0_RTSB GPPJ_RCOMP_1P83
CML-PCH M.2_CNV_BRI_RSP AY2 CML-PCH
54 CNVI_BRI_RSP GPP_J5/CNV_BRI_RSP/UART0_RXD
74AUP1G07GW R333 CML-PCH22_04 M.2_CNV_RGI_DT_BT_UART0_TX BA4 Y35
54 CNVI_RGI_DT GPP_J6/CNV_RGI_DT/UART0_TXD RSVD2
CML-PCH M.2_CNV_RGI_RSP AV3 Y36
54 CNVI_RGI_RSP GPP_J7/CNV_RGI_RSP/UART0_CTS# RSVD3
AW2

VCCIO_3P3_PW RGATE
CML-PCH
GPP_J9 AU9 GPP_J8/CNV_MFUART2_RXD
GPP_J9/CNV_MFUART2_TXD RSVD1
BC1
AL35
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
51,68 VCCIO_3P3_PW RGATE TP Title
C815
13 OF 13
[37] PCH A,M/13-SPI/SMBUS
HM470
*0.1u_6.3V_X5R_02 CML-PCH Size Document Number Rev

CML-PCH
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 37 of 81


5 4 3 2 1

B - 38 PCH 1/9
Schematic Diagrams

PCH 2/9
5 4 3 2 1

U64B
K34 J3 USB_PN1 59
2 DMI_MT_IR_0_DN DMI0_RXN USB2N_1
J35 J2 Card readder board
2 DMI_MT_IR_0_DP
C33 DMI0_RXP USB2P_1 N13
USB_PP1
USB_PN2
59
50
1-Type-A USB3.1 PORT1(GEN2)
2 DMI_IT_MR_0_DN DMI0_TXN USB2N_2
B33 N15
2 DMI_IT_MR_0_DP
G33 DMI0_TXP USB2P_2 K4
USB_PP2
USB_PN3
50
59
2-TBT-TYPEC
D 2 DMI_MT_IR_1_DN DMI1_RXN USB2N_3 D
F34 K3
2 DMI_MT_IR_1_DP
C32 DMI1_RXP USB2P_3 M10
USB_PP3
USB_PN4
59
59
3-Type-A USB3.1 PORT3(GEN1) LAN board
2 DMI_IT_MR_1_DN DMI1_TXN USB2N_4
B32 L9
2 DMI_IT_MR_1_DP
K32 DMI1_TXP USB2P_4 M1
USB_PP4
USB_PN5
59
56
4-Type-A USB3.1 PORT4(GEN1)
2 DMI_MT_IR_2_DN DMI2_RXN USB2N_5
J32 L2
2 DMI_MT_IR_2_DP
C31 DMI2_RXP USB2P_5 K7
USB_PP5 56 5-Per-KB
2 DMI_IT_MR_2_DN DMI2_TXN USB2N_6
B31 K6
2 DMI_IT_MR_2_DP DMI2_TXP USB2P_6
G30 L4
2 DMI_MT_IR_3_DN DMI3_RXN USB2N_7
F30 L3
2 DMI_MT_IR_3_DP DMI3_RXP USB2P_7
C29 G4 USB_PN8 58
2 DMI_IT_MR_3_DN DMI3_TXN USB2N_8
B29 G5
2 DMI_IT_MR_3_DP
A25 DMI3_TXP USB2P_8 M6
USB_PP8 58 8-CCD
B25 DMI7_TXP USB2N_9 N8
P24 DMI7_TXN USB2P_9 H3
DMI7_RXP USB2N_10 USB_PN10 58
R24 H2
C26 DMI7_RXN USB2P_10 R10
USB_PP10 58 10-FINGER
DMI6_TXP USB2N_11

B.Schematic Diagrams
B26 P9
F26 DMI6_TXN USB2P_11 G1
G26 DMI6_RXP USB2N_12 G2
C B27 DMI6_RXN USB2P_12 N3 C
C27 DMI5_TXP USB2N_13 N2
L26 DMI5_TXN USB2P_13 E5
DMI5_RXP USB2N_14 USB_PN14_BT 54
M26 F6 XTAL INPUT
USB_PP14_BT 54 14-NGFF WLAN+BT
Sheet 38 of 81
D29 DMI5_RXN USB2P_14
DMI4_TXP LOW -> SINGLE ENDED
E28 AH36 USB_OC0# HIGH -> DIFFERENTIAL
K29 DMI4_TXN GPP_E9/USB2_OC0# AL40 USB_OC1# VDD3
M29 DMI4_RXP GPP_E10/USB2_OC1# AJ44 USB_OC2#

G17
F16
DMI4_RXN

PCIE1_RXN/USB31_7_RXN
GPP_E11/USB2_OC2#
GPP_E12/USB2_OC3#
GPP_F15/USB2_OC4#
AL41
AV47
AR35
USB_OC3#
USB_OC4#
GPD_7 R436

CML-PCH
10K_04
PCH 2/9
A17 PCIE1_RXP/USB31_7_RXP GPP_F16/USB2_OC5# AR37 GPD_7 R437 *10K_04
B17 PCIE1_TXN/USB31_7_TXN GPP_F17/USB2_OC6# AV43 USB_OC7#
R21 PCIE1_TXP/USB31_7_TXP GPP_F18/USB2_OC7#
CML-PCH
P21 PCIE2_RXN/USB31_8_RXN F4 USB2_COMP R854 113_1%_04
B18 PCIE2_RXP/USB31_8_RXP USB2_COMP F3 USB2_VBUSSENSE R853 *1K_04
DESIGN NOTE:
PCIE2_TXN/USB31_8_TXN USB2_VBUSSENSE
USB2 COMP RES: PLACE WITHIN 1 INCH
C18 U13

Vinafix.com
K18 PCIE2_TXP/USB31_8_TXP RSVD1 G3 TP_USB_OTG_ID_R_PCH R855 *1K_04 CML-PCH
J18 PCIE3_RXN/USB31_9_RXN USB2_ID CML-PCH
B B19 PCIE3_RXP/USB31_9_RXP BE41 GPD_7 CML-PCH B
C19 PCIE3_TXN/USB31_9_TXN GPD7
N18 PCIE3_TXP/USB31_9_TXP G45
PCIE4_RXN/USB31_10_RXN PCIE24_TXP PCIE_TXP24_SSD 53
R18 G46
PCIE4_RXP/USB31_10_RXP PCIE24_TXN PCIE_TXN24_SSD 53
D20 Y41
PCIE4_TXN/USB31_10_TXN PCIE24_RXP PCIE_RXP24_SSD 53
C20 Y40
PCIE4_TXP/USB31_10_TXP PCIE24_RXN PCIE_RXN24_SSD 53
F20 G48
PCIE5_RXN PCIE23_TXP PCIE_TXP23_SSD 53
G20 G49
PCIE5_RXP PCIE23_TXN PCIE_TXN23_SSD 53
B21 W44
A22
K21
PCIE5_TXN
PCIE5_TXP
PCIE23_RXP
PCIE23_RXN
W43
H48
PCIE_RXP23_SSD
PCIE_RXN23_SSD
53
53
M.2 SSD
D02C CHANGE PORT
PCIE6_RXN PCIE22_TXP PCIE_TXP22_SSD 53
J21 H47
PCIE6_RXP PCIE22_TXN PCIE_TXN22_SSD 53
D21 U41
PCIE6_TXN PCIE22_RXP PCIE_RXP22_SSD 53
C21 U40
PCIE6_TXP PCIE22_RXN PCIE_RXN22_SSD 53
B23 F46
PCIE7_TXP PCIE21_TXP PCIE_TXP21_SSD 53
C23 G47
PCIE7_TXN PCIE21_TXN PCIE_TXN21_SSD 53
J24 R44
PCIE7_RXP PCIE21_RXP PCIE_RXP21_SSD 53
L24 T43
PCIE7_RXN PCIE21_RXN PCIE_RXN21_SSD 53
F24
G24 PCIE8_RXN
A
B24
C24
PCIE8_RXP
PCIE8_TXN
PCIE8_TXP
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/ A

Title
HM470 2 OF 13 [38] PCH B/13-DMI/PCIE/USB2.0
CML-PCH
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02
Date: Monday, January 04, 2021 Sheet 38 of 81
5 4 3 2 1

PCH 2/9 B - 39
Schematic Diagrams

PCH 3/9
5 4 3 2 1

BIOS RECOVERY PCH_RSVD


ENABLE :LOW SCI#_R
3.3VS 3.3VS

C724
*1000p_50V_X7R_04
R286 CML-PCH R933
CML-PCH
100K_04 10K_04 CML-PCH

BIOS_REC GPP_F11

D D

GFX SELECT TABLE


NORMAL GFX:LOW
CUSTOMER GFX:HIGH U64C
54 CL_CLK1 AR2 G36
GP39_GFX_CRB_DETECT CL_CLK PCIE9_RXN PCIE_RXN9_RXN_SSD 52
AT5 F36
54
54
CL_DATA1
CL_RST#1 AU4 CL_DATA
CL_RST#
PCIE9_RXP
PCIE9_TXN
C34
D34
PCIE_RXP9_RXP_SSD
PCIE_TXN9_TXN_SSD
52
52
M.2 SSD(SATA/PCIE)
PCIE9_TXP PCIE_TXP9_TXP_SSD 52
R931 52 SATA_M2_PW R_EN1 P48
V47 GPP_K8 K37
10K_04 53 SATA_M2_PW R_EN2 GPP_K9 PCIE10_RXN PCIE_RXN10_RXN_SSD 52
59 LANRTD3_W AKE# V48 J37
GPP_K10 PCIE10_RXP PCIE_RXP10_RXP_SSD 52
CML-PCH W47 C35
59 GPIO_LANRTD3
3.3VA R238 10K_04
L47
GPP_K11 PCIE10_TXN
PCIE10_TXP
B35
PCIE_TXN10_TXN_SSD
PCIE_TXP10_TXP_SSD
52
52
M.2 SSD(SATA/PCIE)
B.Schematic Diagrams

R255 10K_04
CML-PCH L46 GPP_K0 F44
GPP_K1 PCIE15_RXN/SATA2_RXN PCIE_RXN15_CARD 59
CML-PCH U48 E45
SCI#_R GPP_K2 PCIE15_RXP/SATA2_RXP PCIE_RXP15_CARD 59
R254 *10mil_short U47 B40 C1213 0.1u_10V_X5R_04
51 SCI#
N48
N47
GPP_K3
GPP_K4
PCIE15_TXN/SATA2_TXN
PCIE15_TXP/SATA2_TXP
C40 C1212 0.1u_10V_X5R_04
PCIE_TXN15_CARD
PCIE_TXP15_CARD
59
59
CARD READER
CML-PCH
R237 *10mil_short SW I#_R P47 GPP_K5 L41
51 SW I# CML-PCH PCIE_RXN16_W LAN 54
R46 GPP_K6 PCIE16_RXN/SATA3_RXN M40
GPP_K7 PCIE16_RXP/SATA3_RXP B41
PCIE_RXP16_W LAN 54
WLAN
Sheet 39 of 81
PCIE16_TXN/SATA3_TXN PCIE_TXN16_W LAN 54
C36 C41
M.2 SSD(SATA/PCIE) 52
52
PCIE_TXP11_SATA0A_SSD
PCIE_TXN11_SATA0A_SSD
B36
F39
PCIE11_TXP/SATA0A_TXP
PCIE11_TXN/SATA0A_TXN
PCIE16_TXP/SATA3_TXP
K43
PCIE_TXP16_W LAN 54

52 PCIE_RXP11_SATA0A_SSD PCIE11_RXP/SATA0A_RXP PCIE17_RXN/SATA4_RXN PCIE_RXN17_TBT 48


G38 K44

PCH 3/9
52 PCIE_RXN11_SATA0A_SSD PCIE11_RXN/SATA0A_RXN PCIE17_RXP/SATA4_RXP PCIE_RXP17_TBT 48
A42
BIOS_REC PCIE17_TXN/SATA4_TXN PCIE_TXN17_TBT 48
AR42 B42
GPP_F11 GPP_F10/SATA_SCLOCK PCIE17_TXP/SATA4_TXP PCIE_TXP17_TBT 48
C AR48 C
GP39_GFX_CRB_DETECT AU47
AU46
GPP_F11/SATA_SLOAD
GPP_F13/SATA_SDATAOUT0 PCIE18_RXN/SATA5_RXN
P41
R40
PCIE_RXN18_TBT 48
TBT
GPP_F12/SATA_SDATAOUT1 PCIE18_RXP/SATA5_RXP PCIE_RXP18_TBT 48
C42
PCIE18_TXN/SATA5_TXN PCIE_TXN18_TBT 48
C1211 0.1u_10V_X5R_04 C39 D42
59 PCIE_TXN14_GLAN PCIE14_TXN/SATA1B_TXN PCIE18_TXP/SATA5_TXP PCIE_TXP18_TBT 48
C1210 0.1u_10V_X5R_04 D39 R303 10K_04
GLAN 59
59
PCIE_TXP14_GLAN
PCIE_RXN14_GLAN
D46
C47
PCIE14_TXP/SATA1B_TXP
PCIE14_RXN/SATA1B_RXN GPP_E8/SATA_LED#
AK48
AH41
PCH_SATAHDD_LED#
3.3VS
PCH_SATAHDD_LED# 59
CML-PCH

Vinafix.com
59 PCIE_RXP14_GLAN PCIE14_RXP/SATA1B_RXP GPP_E0/SATAXPCIE0/SATAGP0 M.2_SSD1_PEDET
CML-PCH AJ43 M.2_SSD1_PEDET 52
CML-PCH B38 GPP_E1/SATAXPCIE1/SATAGP1 AK47
C38 PCIE13_TXN/SATA0B_TXN GPP_E2/SATAXPCIE2/SATAGP2 AN47
PCIE13_TXP/SATA0B_TXP GPP_F0/SATAXPCIE3/SATAGP_3 M.2_SSD2_PEDET TBT_PERST_N 48
C45 AM46 M.2_SSD2_PEDET 53
C46 PCIE13_RXN/SATA0B_RXN GPP_F1/SATAXPCIE4/SATAGP4 AM43 TBTA_HRESET R666 100K_04
PCIE13_RXP/SATA0B_RXP GPP_F2/SATAXPCIE5/SATAGP5 AM47 CML-PCH
E37 GPP_F3/SATAXPCIE6/SATAGP6 AM48 CML-PCH
52 PCIE_TXP12_SATA1A_SSD PCIE12_TXP/SATA1A_TXP GPP_F4/SATAXPCIE7/SATAGP7
D38 R932 100K_04
M.2 SSD(SATA/PCIE) 52
52
PCIE_TXN12_SATA1A_SSD
PCIE_RXP12_SATA1A_SSD
J41
H42
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA_1A_RXP GPP_F21/EDP_BKLTCTL
AU48
AV46
EDP_BRIGHTNESS 11
52 PCIE_RXN12_SATA1A_SSD PCIE12_RXN/SATA1A_RXN GPP_F20/EDP_BKLTEN BLON 11,33
AV44 NB_ENAVDD 11
B44 GPP_F19/EDP_VDDEN CML-PCH
48 PCIE_TXP20_TBT PCIE20_TXP/SATA7_TXP
A44 AD3 PCH_THERMTRIP#_R R210 619_1%_04 PCH_THERMTRIP# 5
48 PCIE_TXN20_TBT PCIE20_TXN/SATA7_TXN THRMTRIP#
R37 AF2 PCH_PECI
48 PCIE_RXP20_TBT PCIE20_RXP/SATA7_RXP PECI
R35 AF3 H_PM_SYNC_R R273 30.1_1%_04
TBT 48
48
PCIE_RXN20_TBT
PCIE_TXP19_TBT
D43
C44
PCIE20_RXN/SATA7_RXN
PCIE19_TXP/SATA6_TXP
PM_SYNC
PLTRST_CPU#
AG5
AE2
H_PM_SYNC
PLTRST_CPU_N
5
5
48 PCIE_TXN19_TBT CML-PCH H_PM_DOW N 5
N42 PCIE19_TXN/SATA6_TXN PM_DOWN
48 PCIE_RXP19_TBT PCIE19_RXP/SATA6_RXP
M44
48 PCIE_RXN19_TBT PCIE19_RXN/SATA6_RXN
HM470 3 OF 13
B B
CML-PCH

PLACE CLOSE TO PCH


PCH_THERMTRIP# R203 *1K_04
DIMM0_CHA_EVENT_N 9
CML-PCH

R211 *1K_04
DIMM1_CHA_EVENT# 10
CML-PCH

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[39] PCH C/13-PCIE/SATA/HOST
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 39 of 81


5 4 3 2 1

B - 40 PCH 3/9
Schematic Diagrams

PCH 4/9
5 4 3 2 1

SKL䘬VCCRTC天㯪⮷㕤3.2Vẍᶳ
(Skarkbay⎗3.3V) ㇨ẍPDG⺢嬘㍉䓐ẍᶳ暣嶗(1.5K,45.3K)℞ῤ⎗婧㔜 CML-PCH U64D
R961 33_04 HDA_BITCLK_R BD11 BF36 ROM_I2C_EN
VDD3 46 HDA_BITCLK HDA_BCLK/I2S0_SCLK GPP_A12/BM_BUSY#/ISH_GP6/SX_EXIT_HOLDOFF# PM_CLKRUN# ROM_I2C_EN 50
R979 CML-PCH BE11 AV32
46 HDA_SDIN0 HDA_SDI0/I2S0_RXD GPP_A8/CLKRUN# PM_CLKRUN# 51
R962 33_04 HDA_SDOUT#_R BF12
40,46 HDA_SDOUT HDA_SDO/I2S0_TXD
R981 33_04 HDA_SYNC#_R BG13 BF41
46 HDA_SYNC HDA_SYNC/I2S0_SFRM GPD11/LANPHYPC
R557 0_04 R556 *45.3K_1%_04 *100K_04 CML-PCH
CML-PCH CML-PCH CML-PCH R960 33_04 HDA_RST#_R BE10 BD42
HDA_RST#/I2S1_SCLK GPD9/SLP_WLAN#
ijıŮŪŭŴ 46,47 HDA_RST#
CML-PCH BF10
HDA_SDI1/I2S1_RXD
R978 BE12 BB46 DDR4_DRAMRST# 忂䞍BIOS姕⭂PIN '1' 1.20V
D D21 VCC_RTC BD12 I2S1_TXD/SNDW2_DATA DRAM_RESET# BE32
DESIGN NOTE: '0' 1.35V
D

1 A I2S1_SFRM/SNDW2_CLK GPP_B2/VRALERT# BF33


C 3 *100K_04 GPP_B1/GSPI1_CS1#/TIME_SYNC1 BE29 TPM_PIRQ#
CLOSE TO PCH CML-PCH GPP_B0/GSPI0_CS1# TPM_PIRQ# 55
2 A CML-PCH R927 30.1_1%_04 AM2 R47
3 AUD_AZACPU_SDO_R HDACPU_SDO GPP_K17/ADR_COMPLETE
AN3 AP29
RTC_VBAT_1

3 AUD_AZACPU_SDI HDACPU_SDI GPP_B11/I2S_MCLK


BAT54CS3 C889 R928 30.1_1%_04 AM3 AU3 SYS_PW ROK 45
3 AUD_AZACPU_SCLK HDACPU_SCLK SYS_PWROK
IJıŮŪŭŴ CML-PCH CML-PCH
1u_6.3V_X5R_02 R353 M.2_BT_PCMCLK AV18 BB47 PCIE_W AKE#
M.2_BT_PCMIN GPP_D8/I2S2_SCLK WAKE# PCIE_W AKE# 48,54,59
R389 AW18 BE40 C777
CML-PCH R398 0_04 BA17 GPP_D7/I2S2_RXD GPD6/SLP_A# BF40 *1000p_50V_X7R_04
54 CNVI_CLKREQ GPP_D6/I2S2_TXD/MODEM_CLKREQ SLP_LAN# SLP_S0#
20K_1%_04 20K_1%_04 R963 0_04 BE16 BC28
54 CNVI_RST# GPP_D5/I2S2_SFRM/CNV_RF_RESET# GPP_B12/SLP_S0# SUSB#_PCH SLP_S0# 51,65
R542 CML-PCH CML-PCH BF15 BF42 CML-PCH
GPP_D20/DMIC_DATA0/SNDW4_DATA GPD4/SLP_S3# SUSC#_PCH SUSB#_PCH 51
BD16 BE42
GPP_D19/DMIC_CLK0/SNDW4_CLK GPD5/SLP_S4# SLP_S5# SUSC#_PCH 51 EMI枸䔁
1K_04 CML-PCH AV16 BC42
GPP_D18/DMIC_DATA1/SNDW3_DATA GPD10/SLP_S5# SLP_S5# 48,50
CML-PCH CML-PCH AW15
GPP_D17/DMIC_CLK1/SNDW3_CLK

1
C797 JOPEN1 BE45 R390 33_04 SUS_CLK 54
50271-0020N-001 GPD8/SUSCLK BF44 PM_BATLOW # CML-PCH

B.Schematic Diagrams
1u_6.3V_X5R_02 *OPEN_10mil-1MM GPD0/BATLOW# BE35 SUS_PW R_ACK#
1 CML-PCH CML-PCH RTC_RST# BE47 GPP_A15/SUSACK# BC37 SUSW ARN#
2 2 RTCRST# GPP_A13/SUSWARN#/SUSPWRDNACK
SRTC_RST# BD46 CML-PCH
SRTCRST# BG44 R972 0_04 LAN_W AKEUP#
J_RTC1 PM_PCH_PW ROK GPD2/LAN_WAKE# AC_PRESENT LAN_W AKEUP# 37,51,54,59
C813 AY42 BG42 AC_PRESENT 51
40,45 PM_PCH_PW ROK PCH_PWROK GPD1/ACPRESENT SLP_SUS#_R
P/N = 6-20-43130-102 RSMRST# BA47 BD39 R354 *0_04 EC_SLP_SUS# 51,62,63
51 RSMRST# RSMRST# SLP_SUS# PW R_BTN#
PCB Footprint = 85204-02R 1u_6.3V_X5R_02 C798 CML-PCH*1000p_50V_X7R_04 C787 BE46 CML-PCH PW R_BTN# 51
GPD3/PWRBTN#

Sheet 40 of 81
CML-PCH CML-PCH CML-PCH RSMRST# R325 *0402_short PCH_DPW ROK AW41 AU2 SYS_RESET#
*1000p_50V_X7R_04 CNVI_W AKE# BE25 DSW_PWROK SYS_RESET# AW29 PCH_SPKR
54 CNVI_W AKE# GPP_C2/SMBALERT# GPP_B14/SPKR PCH_SPKR 46
SMB_CLK BE26 AE3
SMART AMP/XMP/DRAM 47,64
47,64
SMB_CLK
SMB_DATA
SMB_DATA BF26 GPP_C0/SMBCLK
GPP_C1/SMBDATA
CPUPWRGD H_PW RGD 5

PCH 4/9
C M.2_W LAN_W IFI_W AKE_N BF24 AL3 ITP_PMODE C
54 W LAN_W AKEUP# GPP_C5/SML0ALERT# ITP_PMODE PCH_JTAGX
BF25 AH4
R965 BE24 GPP_C3/SML0CLK PCH_JTAGX AJ4 PCH_JTAG_TMS R293 51_04
GPP_C4/SML0DATA PCH_JTAG_TMS 1.05DX_VCCSTG
EXI BOOT STALL BYPASS PCH_HOT_GNSS_DISABLE BD33 AH3 PCH_JTAG_TDO R274 100_04
CNVI_RST# *20K_04 SMC_CPU_THERM BF27 GPP_B23/SML1ALERT#/PCHHOT# PCH_JTAG_TDO AH2 PCH_JTAG_TDI R275 51_04
ENABLE:HIGH GPP_C6/SML1CLK PCH_JTAG_TDI
CNVI_CLKREQ (INTERNAL WEAK PD) SMD_CPU_THERM BE27 AJ3 PCH_JTAG_TCK
GPP_C7/SML1DATA PCH_JTAG_TCK CML-PCH
CML-PCH
CML-PCH
R982 R397 HM470 4 OF 13 CML-PCH
75K_1%_04 71.5K_1%_04 CML-PCH

Vinafix.com
CML-PCH CML-PCH
VDD3
U30

5
74AHC1G08GW
1 RN26 3.3VA
51 SUSBC_EN#
4 1K_8P4R_04
SUSC#_PCH SUSC# 50,64,68 SMD_CPU_THERM
DESIGN NOTE: 2 1 8
5VS 3.3VS SMC_CPU_THERM
SM BUS 2 7
㚫㚱⸚㒦䘬⓷柴婳㉱GND⊭央 CML-PCH SMB_CLK 3 6

3
⣏VIA㗪␐怕婳怈暊20mil SMB_DATA 4 5
R517
3.3VA R502 R558 CML-PCH
1K_04
CML-PCH *0_04 *100K_04 D02 ver Del PU res
R516 CML-PCH CML-PCH CML-PCH 2020/10/13
R503 0_04
10K_04
3.3VS
3

CML-PCH D VDD3
Q29B U68 VDD3

5
B 5 G 74AHC1G08GW B
MTDK3S6R
S CML-PCH SUSBC_EN# 1 PW R_BTN# R433 *100K_04
4
6

D R501 R455 4
SUSB#_PCH SUSB# 11,45,48,59,60,64 PM_BATLOW #
Q29A 2 R971 CML-PCH8.2K_04
2 G MTDK3S6R 1K_04 1K_04
40,45 PM_PCH_PW ROK
2

S CML-PCH CML-PCH Q26A CML-PCH PCIE_W AKE# R432 CML-PCH1K_04


1

3
G

CML-PCH MTDK3S6R
CML-PCH1 6 SMB_CLK AC_PRESENT R391 CML-PCH100K_04
9,10 SMB_CLK_R
S

R985
5

Q26B LAN_W AKEUP# R434 CML-PCH*10K_04


G

MTDK3S6R *100K_04
CML-PCH 4 3 SMB_DATA CML-PCH CML-PCH 3.3VS
9,10 SMB_DATA_R
S

PM_CLKRUN# R393 8.2K_04

Flash Descriptor Security Overide CR_GPIO_WAKE# PCIE_W AKE# SYS_RESET# R929 CML-PCH10K_04
42,59 CR_GPIO_WAKE#
Low = Disabled-(Default) DRAM_RST# R443 *0_04
High = Enabled CML-PCH CML-PCH
VDDQ
R500 1K_04
CML-PCH ME_W E 51
R260
A C HDA_SDOUT 470_04
HDA_SDOUT 40,46
D15 RB751V-40(lision) OD PLL VR ENABLE DISABLED WHEN SAMPLED LOW
CML-PCH DDR4_DRAMRST#
DDR4_DRAMRST# 9,10
RSMRST# R957 *100K_04
CML-PCH
ESPI/LPC SELECT STARP TOP SWAP OVERRIDE STRAP TLS CONFIDENTIALITY ENABLED SUS_CLK R435 CML-PCH*1.5K_04
A IF SAMPLED HIGH, ESPI IS SWAP ENABLE: HIGH IF SAMPLED HIGH(DEFAULT) DCI BSSB MODE A
SELECTED ELSE LPC SWAP DISABLE(DEFAULT): LOW PCH HAS INTERNAL WEAK PD PCH HAS INTERNAL WEAK PD CML-PCH
PCH HAS INTERNAL WEAK PD (INTERNAL WEAK PD) CNVI_W AKE# 3.3VA
3.3VA R444 4.7K_04
1.8VA 3.3VA R445 *4.7K_04
3.3VS 1.8VA
CML-PCH
CML-PCH
IF SAMPLED HIGH,FLASH DESCRIPTOR R969
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
R966 R983 R394 SECURITY IS OVERIDEN Title
PCH HAS INTERNAL WEAK PD *4.7K_04 [40] PCH D/13-HDA/SMBUS/RTC
*4.7K_04 *4.7K_04 150K_1%_04
CML-PCH CML-PCH CML-PCH R980 *1K_04 HDA_SDOUT#_R PCH_HOT_GNSS_DISABLE Size Document Number Rev
M.2_W LAN_W IFI_W AKE_N PCH_SPKR
3.3VA
CML-PCH
A3 PC50 6-71-PC5D0-D02 D02
CML-PCH
Date: Monday, January 04, 2021 Sheet 40 of 81
5 4 3 2 1

PCH 4/9 B - 41
Schematic Diagrams

PCH 5/9
5 4 3 2 1

D D

U64E
AL13
AT6 GPP_I5/DDPB_CTRLCLK AR8
AN10 GPP_I0/DDPB_HPD0/DISP_MISC0 GPP_I6/DDPB_CTRLDATA AN13 3.3VS
FROM HDMI REDRIVER 13,29 HDMI_HPD GPP_I1/DDPC_HPD1/DISP_MISC1 GPP_I7/DDPC_CTRLCLK
FROM DP E REDRIVER AP9 AL10
12,30 G_DP_DHPD_E GPP_I2/DPPD_HPD2/DISP_MISC2 GPP_I8/DDPC_CTRLDATA DGPU_PW R_EN
FROM TBT AL15 AL9 R285 *10K_04
28,48 OUT2_HPD GPP_I3/DPPE_HPD3/DISP_MISC3 GPP_I9/DDPD_CTRLCLK DGPU_RST#_PCH R942
AR3 TBCIO_PLUG_EVENT 48 *10K_04
GPP_I10/DDPD_CTRLDATA AN40 DGPU_PW R_EN DGPU_PW RGD_R R253 *10K_04
B.Schematic Diagrams

GPP_F23/DDPF_CTRLDATA DGPU_PW R_EN 26,51


R291 R292 R272 AT49 DGPU_RST#_PCH GC6_FB_EN_PCH R256 *10K_04
GPP_F22/DDPF_CTRLCLK DGPU_RST#_PCH 26
DGPU_SELECT# R269 *10K_04
100K_04 100K_04 100K_04 AP41 GPP_F14 R326 10K_04 CML-PCH
GPP_F14/EXT_PWR_GATE#/PS_ON# H_SKTOCC_N 5,37
CML-PCH CML-PCH CML-PCH AN6 CML-PCH CML-PCH
GPP_I4/EDP_HPD/DISP_MISC4 M45 DGPU_PW RGD_R CML-PCH
GPP_K23/IMGCLKOUT1 DGPU_PW RGD_R 32
L48 OVRM 32 CML-PCH
GPP_K22/IMGCLKOUT0 T45 GC6_FB_EN_PCH CML-PCH
GPP_K21 GC6_FB_EN_PCH 26,51,68
T46

Sheet 41 of 81
GPP_K20 AJ47 DGPU_SELECT#
GPP_H23/TIME_SYNC0
36 SB_IEDP_HPD HM470 5 OF 13
R308 CML-PCH

PCH 5/9 C
100K_04
CML-PCH C

Vinafix.com
3.3VS

LPC_PIRQA# R287 *10K_04


CML-PCH
B 3.3VS B

SERIRQ R392 10K_04


SB_KBCRST#R438 10K_04
U64F SMI#_RR R257 10K_04
F9 BB39 R355 15_1%_04 CML-PCH
1-Type-A USB3.1 PORT1(GEN1) 59 USB3_TXN1
F7 USB31_1_TXN GPP_A1/LAD0/ESPI_IO0 AW37 R328 15_1%_04
LPC_AD0 51
CML-PCH CML-PCH
59 USB3_TXP1 USB31_1_TXP GPP_A2/LAD1/ESPI_IO1 LPC_AD1 51
USB3 PORT1 59 USB3_RXN1 D11 AV37 R305 15_1%_04 CML-PCH CML-PCH
USB31_1_RXN GPP_A3/LAD2/ESPI_IO2 LPC_AD2 51
59 USB3_RXP1 C11 BA38 R327 15_1%_04 CML-PCH CML-PCH
USB31_1_RXP GPP_A4/LAD3/ESPI_IO3 LPC_AD3 51
Audio board C3
D4 USB31_2_TXN BE38 3.3VS 3.3VS 3.3VS
USB31_2_TXP GPP_A5/LFRAME#/ESPI_CS0# LPC_FRAME# 51
B9 AW35 SERIRQ
USB31_2_RXN GPP_A6/SERIRQ/ESPI_CS1# LPC_PIRQA# SERIRQ 51
C9 BA36
USB31_2_RXP GPP_A7/PIRQA#/ESPI_ALERT0# BE39 SB_KBCRST#
GPP_A0/RCIN#/ESPI_ALERT1# SB_KBCRST# 51
C17 BF38 R499 R300 R299
C16 USB31_6_TXN GPP_A14/SUS_STAT#/ESPI_RESET#
USB31_6_TXP
24 Mhz
G14 BB36 CLK_PCI_KBC_R R356 33_04 100K_04 100K_04 100K_04
USB31_6_RXN GPP_A9/CLKOUT_LPC0/ESPI_CLK PCLK_KBC 51
F14 BB34 CML-PCH MUX_CTRL_BIOS_R CML-PCH CML-PCH CML-PCH
USB31_6_RXP GPP_A10/CLKOUT_LPC1 D12 BL_PW M_EN_EC_R
CML-PCH
C15 T48 SMI#_RR A C SMI# 41,51 PLVDD_RST_EC_R
B15 USB31_5_TXN GPP_K19/SMI# T47 RB751V-40(lision)
J13 USB31_5_TXP GPP_K18/NMI#
USB31_5_RXN D13
Lan board K13 CML-PCH
USB31_5_RXP AH40 SMI#_R A C SMI# 41,51 R450 R302 R297
G12 GPP_E6/SATA_DEVSLP2 AH35 *RB751V-40(lision)
3-Type-A USB3.1 PORT3(GEN1) 59
59
USB3_TXP3
USB3_TXN3 F11 USB31_3_TXP GPP_E5/SATA_DEVSLP1 AL48
M2_P1_SATA_DEVSLP 52
*100K_04 *100K_04 *100K_04
C10 USB31_3_TXN GPP_E4/SATA_DEVSLP0 AP47
USB3 PORT3 59 USB3_RXP3
B10 USB31_3_RXP GPP_F9/SATA_DEVSLP7 AN37 MUX_CTRL_BIOS_R R451 0_04
PS8461_SW 36
A 59 USB3_RXN3 USB31_3_RXN GPP_F8/SATA_DEVSLP6 MUX_CTRL_BIOS 11,33,51 A
AN46 BL_PW M_EN_EC_R R301 0_04
GPP_F7/SATA_DEVSLP5 BL_PW M_EN_EC 11,51
C14 AR47 CML-PCH CML-PCH CML-PCH
4-Type-A USB3.1 PORT3(GEN1) 59
59
USB3_TXP4
USB3_TXN4 B14 USB31_4_TXP GPP_F6/SATA_DEVSLP4 AP48 PLVDD_RST_EC_R R298 0_04
M2_P4_SATA_DEVSLP
PLVDD_RST_EC 11,51
53
J15 USB31_4_TXN GPP_F5/SATA_DEVSLP3
USB3 PORT4 59 USB3_RXP4
K16 USB31_4_RXP CML-PCH
59 USB3_RXN4 USB31_4_RXN
HM470 6 OF 13
CML-PCH
CML-PCH
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
CML-PCH Title
[41] PCH E,F/13-DPP/ESPI/USB3.1
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 41 of 81


5 4 3 2 1

B - 42 PCH 5/9
Schematic Diagrams

PCH 6/9

5 4 3 2 1

PCI-E REQ PCI-E CLK


15p_25V_NPO_02 C1254
CML-PCH REQ 0 TBT TBT

1
4
24MHZ REQ 6 WLAN WLAN
X3 R874 6-22-24R00-1B9 REQ 7 GLAN GLAN
W76-147_24MHZ 6-22-24R00-1BA REQ 8DGPU DGPU
CML-PCH 200K_1%_04 REQ 9 CARD READER CARD READER
D fsx3m CML-PCH D
REQ 11 SSD2 SSD2
2
3
15p_25V_NPO_02 C1265 REQ 12 SSD1 SSD1
CML-PCH
U64G
BE33
GPP_A16/CLKOUT_48 Y3 PCH_XDP_CLK_DN
RTC (10 MOHM RES): DO NOT CHANGE TO 0402 CLKOUT_ITPXDP_N
5 CPU_24MHZ_R_DP D7 Y4 PCH_XDP_CLK_DP
C6 CLKOUT_CPUNSSC_P CLKOUT_ITPXDP_P
C1301 24 Mhz 5 CPU_24MHZ_R_DN CLKOUT_CPUNSSC_N B6

B.Schematic Diagrams
CLKOUT_CPUPCIBCLK_N PCH_CPU_PCIBCLK_R_DN 5
18p_25V_NPO_02 B8 A6
5
100 Mhz 5
PCH_CPU_BCLK_R_DP
PCH_CPU_BCLK_R_DN
C8 CLKOUT_CPUBCLK_P
CLKOUT_CPUBCLK_N
CLKOUT_CPUPCIBCLK_P PCH_CPU_PCIBCLK_R_DP 100 Mhz
5
AJ6 CLK_PCIE_TBT# 48
CML-PCH U9 CLKOUT_PCIE_N0 AJ7
XTAL_OUT CLKOUT_PCIE_P0 CLK_PCIE_TBT 48 100 Mhz
1

R973 U10
XTAL_IN
Sheet 42 of 81
X4 AH9
10M_06 R869 60.4_1%_04 XCLK_RBIAS T3 CLKOUT_PCIE_N1 AH10
CM315D_32.768KHZ XCLK_BIASREF CLKOUT_PCIE_P1
CML-PCH
2

PCH 6/9
C1300 RTC_X1 BA49 AE14
18p_25V_NPO_02 CML-PCH BA48 RTCX1 CLKOUT_PCIE_N2 AE15
C RTC_X2 RTCX2 CLKOUT_PCIE_P2 C
TBT_CLKREQ# BF31 AE6
48 TBT_CLKREQ# GPP_B5/SRCCLKREQ0# CLKOUT_PCIE_N3
CML-PCH DDS_ID0 BE31 AE7
AR32 GPP_B6/SRCCLKREQ1# CLKOUT_PCIE_P3
32.768KHZ 45 CR_GPIO_RST# GPP_B7/SRCCLKREQ2#
6-22-32R76-0BL BB30 AC2
40,59 CR_GPIO_WAKE# DDS_DET GPP_B8/SRCCLKREQ3# CLKOUT_PCIE_N4
6-22-32R76-0BM BA30 AC3

Vinafix.com
32.768Khz暨␴SOC or PCH ⎴ᶨ朊ᶵ⎗ㇻVIA GSYNC_DET AN29 GPP_B9/SRCCLKREQ4# CLKOUT_PCIE_P4
, XTALᶳ㕡ᶵ⎗㚱POWER or ᾉ嘇 WLAN_CLKREQ# AE47 GPP_B10/SRCCLKREQ5# AB2
2015/10/08 54 WLAN_CLKREQ# GPP_H0/SRCCLKREQ6# CLKOUT_PCIE_N5
CLK_REQ7_LAN# AC48 AB3
59 CLK_REQ7_LAN# GPP_H1/SRCCLKREQ7# CLKOUT_PCIE_P5
CLK_REQ8_PEG# AE41
14 CLK_REQ8_PEG# GPP_H2/SRCCLKREQ8#
CLK_REQ9_CARD# AF48 W4
59
48
CLK_REQ9_CARD#
RTD3_PCIE_WAKE#
RTD3_PCIE_WAKE# AC41 GPP_H3/SRCCLKREQ9#
GPP_H4/SRCCLKREQ10#
CLKOUT_PCIE_N6
CLKOUT_PCIE_P6
W3
CLK_PCIE_WLAN#
CLK_PCIE_WLAN
54
54
100 Mhz
CLK_REQ11_SSD2# AC39
53 CLK_REQ11_SSD2# GPP_H5/SRCCLKREQ11#
CLK_REQ12_SSD1# AE39 W7
52 CLK_REQ12_SSD1#
AB48 GPP_H6/SRCCLKREQ12#
GPP_H7/SRCCLKREQ13#
CLKOUT_PCIE_N7
CLKOUT_PCIE_P7
W6
CLK_SRC7_GLAN#
CLK_SRC7_GLAN
59
59
100 Mhz
AC44
AC43 GPP_H8/SRCCLKREQ14# AC14
GPP_H9/SRCCLKREQ15# CLKOUT_PCIE_N8
CLKOUT_PCIE_P8
AC15
PCH_PEXCLK8#_DGPU
PCH_PEXCLK8_DGPU
14
14
100 Mhz
V2
V3 CLKOUT_PCIE_N15 U2
B
CLKOUT_PCIE_P15 CLKOUT_PCIE_N9
CLKOUT_PCIE_P9
U3
CLK_SRC9_CARD#
CLK_SRC9_CARD
59
59
100 Mhz B
T2
T1 CLKOUT_PCIE_N14 AC9
CLKOUT_PCIE_P14 CLKOUT_PCIE_N10 AC11
AA1 CLKOUT_PCIE_P10
Y2 CLKOUT_PCIE_N13 AE9
CLKOUT_PCIE_P13 CLKOUT_PCIE_N11
CLKOUT_PCIE_P11
AE11
CLK_OUT11_SSD2#
CLK_OUT11_SSD2
53
53
100 Mhz
AC7
52 CLK_SRC12_SSD1# AC6 CLKOUT_PCIE_N12 R6 R239 0_04
52 CLK_SRC12_SSD1 CLKOUT_PCIE_P12 CLKIN_XTAL CLKIN_XTAL_LCP 54
3.3VS 3.3VS 3.3VS HM470 7 OF 13 CML-PCH
CML-PCH
3.3VS R240 C730
RN25 CML-PCH R987 R453 R385
10K_8P4R_04 10K_04 15p_25V_NPO_02
1 8 CLK_REQ8_PEG# 100K_04 100K_04 100K_04 CML-PCH CML-PCH
2 7 CLK_REQ9_CARD# DDS_ID0 W/ DDS W/ DDS W/ DDS
3 6 WLAN_CLKREQ# DDS_DET
4 5 CLK_REQ7_LAN# GSYNC_DET
A A
CML-PCH
R271
CML-PCH
10K_04 CLK_REQ11_SSD2#
DDS_DET
HIGH=W/ DDS PANEL
LOW=W/O DDS PANEL R984 R452 R386
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
10K_04 CLK_REQ12_SSD1# Title
R270
CML-PCH GSYNC_DET 100K_04 100K_04 100K_04 [42] PCH G/13-CLKOUT
R497 *10K_04 CR_GPIO_WAKE# HIGH=W/ GSYNC PANEL
LOW=W/O GSYNC PANEL Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02
W/O DDS W/O DDS W/O DDS
Date: Monday, January 04, 2021 Sheet 42 of 81
5 4 3 2 1

PCH 6/9 B - 43
Schematic Diagrams

PCH 7/9
5 4 3 2 1

VDD3 1uF x 1
VDD1.05 1uF x 6 VDD3 0.1uF x 1
D
VDD1.05 22uF x 1 3.3VA 1uF x 2 1.8VA 4.7uF x 1 D

VDD1.05 4.7uF x 1 3.3VA 0.1uF x 1 1.8VA 1uF x 1


1.05VA 3.3VA 22uF x 1
5.95A U64H
AA22 AW9 0.182A 3.3VA
AA23 VCCPRIM_1P051 VCCPRIM_3P32
C756 AB20 VCCPRIM_1P052 BF47 +VCCRTCEXT C812 1u_6.3V_X5R_02
1u_6.3V_X5R_02 AB22 VCCPRIM_1P053 DCPRTC1 BG47 CML-PCH
AB23 VCCPRIM_1P054 DCPRTC2
CML-PCH AB27 VCCPRIM_1P055 V23
AB28 VCCPRIM_1P056 VCCPRIM_3P35 0.095A 3.3VA VCC_RTC
AB30 VCCPRIM_1P057 AN44 0.05A +V3.3A_V1.8A_VCCPSPI R284 0_04 VDD3
B.Schematic Diagrams

AD20 VCCPRIM_1P058 VCCSPI


AD23 VCCPRIM_1P059 BC49 0.000416A 3.3VA
CML-PCH
AD27 VCCPRIM_1P0510 VCCRTC1 BD49 Tommy 0419
AD28 VCCPRIM_1P0511 VCCRTC2
AD30 VCCPRIM_1P0512 AN21 0.145A 3.3VA C800 C788 C808 C809 R388
AF23 VCCPRIM_1P0513 VCCPGPPG_3P3 22u_6.3V_X5R_06 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02
AF27 VCCPRIM_1P0516 AY8
0.97A CML-PCH CML-PCH
*100K_04
VCCPRIM_1P0517 VCCPRIM_3P33 CML-PCH
CLOSE TO PCH CML-PCH
AF30 BB7 CLOSE TO PCH
VCCPRIM_1P0518 VCCPRIM_3P34

Sheet 43 of 81
(3-5 mm) (1-3 mm)
AC35
0.262A C771 CML-PCH
VCCPGPPHK1
6.66A U26 VCCPRIM_1P0523 VCCPGPPHK2
AC36 1u_6.3V_X5R_02
U29 0.174A CML-PCH CLOSE TO PCH
VCCPRIM_1P0524

PCH 7/9
C755 C726 V25 AE35 C725 (3-5 mm)
VCCPRIM_1P0525 VCCPGPPEF1 C770 1.8VA_PCH
C 枸䔁 CML-PCH 22u_6.3V_X5R_06 4.7u_6.3V_X5R_04 V27
V28 VCCPRIM_1P0526 VCCPGPPEF2
AE36
*1u_6.3V_X5R_02 0.1u_10V_X7R_04 C
CLOSE TO PCH CLOSE TO PCH CML-PCH V30 VCCPRIM_1P0527 AN24 CML-PCH CML-PCH R944 *0_04
(3-5 mm) (3-5 mm) V31 VCCPRIM_1P0528 VCCPGPPD 0.14A R306 *0_04
1.8VA
VCCPRIM_1P0529 3.3VA
1.05VA AN26 CML-PCH
VCCPGPPBC1 AP26
C727 VCCPGPPBC2 0.343A 3.3VA CML-PCH

*1u_6.3V_X5R_02 1.05VA 0.0012AAD31 VCCPRIM_1P0514 VCCPGPPA


AN32 0.101A 3.3VA
1.05VA 0.2A AE17 R290
VCCPRIM_1P0515

Vinafix.com
CML-PCH CLOSE TO PCH AT44 0.106A 3.3VA *20mil_short_04
(3-5 mm) W22 VCCPRIM_3P31 R387 *0_04
1.05VA 0.42A VCCDUSB_1P051
C814 W23 BE48 0.113A +VCCPDSW _3P3 CML-PCHR431 0_04 VDD3
C754 1u_6.3V_X5R_02 VCCDUSB_1P052 VCCDSW_3P31 BE49 C810 CML-PCH
CML-PCH *1u_6.3V_X5R_02 +VCCDSW _1P05 BG45 VCCDSW_3P32 C811
1.05VA VCCDSW_1P051
BG46 BB14 0.00767A 1u_6.3V_X5R_02 0.1u_10V_X7R_04
C683 CLOSE TO PCHCML-PCH VCCDSW_1P052 VCCHDA CML-PCH CML-PCH
CML-PCH 1u_6.3V_X5R_02 CLOSE TO PCH (3-5 mm) 0.109A W31 AG190.766A +VCCPRIM_1P8 R307 *0_04
(3-5 mm) VCCPRIM_MPHY_1P05 VCCPRIM_1P81 1.8VA
CLOSE TO PCH AG20 C776
(3-5 mm) D1 VCCPRIM_1P82 AN15 C799
0.015A VCCPRIM_1P0521 VCCPRIM_1P83
CML-PCH
E1 AR15 4.7u_6.3V_X5R_04 1u_6.3V_X5R_02 R289
C49 VCCPRIM_1P0522 VCCPRIM_1P84 BB11 CML-PCH CML-PCH
1.05VA 0.213A VCCAMPHYPLL_1P051 VCCPRIM_1P85
D49 0_04
C1225 C728 E49 VCCAMPHYPLL_1P052 AF19 0.882A +VCCPHVLDO_1P8
1u_6.3V_X5R_02 *22u_6.3V_X5R_06 VCCAMPHYPLL_1P053 VCCPHVLDO_1P81 AF20
+VCCA_XTAL_1P05 VCCPHVLDO_1P82 CML-PCH
CML-PCH 0.00428A P2 VCCA_XTAL_1P051
CLOSE TO PCH CML-PCH P3 AG310.193A 1.05VA
L26(1-3 mm) VCCA_XTAL_1P052 VCCPRIM_1P0520 AF31 0.0859A
VCCPRIM_1P0519
1.05VA . 1.05VA 0.169A W19
W20 VCCA_SRC_1P051 AK22 +VCCLDOSRAM_IN_1
HCB1608KF-121T30 VCCA_SRC_1P052 VCCDPHY_1P243 AK23
B C1232 VCCDPHY_1P244 B
CML-PCH 1.05VA 0.0198A C1 VCCAPLL_1P054
*22u_6.3V_X5R_06 C685 C2 AJ22 +VCCDPHY_1P24 R288 *20mil_short_04
VCCAPLL_1P055 VCCDPHY_1P241
0.0085A V19 VCCA_BCLK_1P05 VCCDPHY_1P242
AJ23
CML-PCH 1u_6.3V_X5R_02 BG5 +VCCDPHY_1P24_MAR
VCCDPHY_1P245
CML-PCH 0.021AAB1 VCCAPLL_1P051
R875 100_04 1.05VA C1299
1.05VA B2 K47 VCCMPHY_SENSE 63
C729 B3 VCCAPLL_1P052 VCCMPHY_SENSE K46 4.7u_6.3V_X5R_04
CML-PCH VSSMPHY_SENSE 63
VCCAPLL_1P053 VSSMPHY_SENSE
*1u_6.3V_X5R_02 HM470 8 OF 13 CML-PCH
CML-PCH R870
CML-PCH
1.05VA 100_04
C684 CML-PCH

1u_6.3V_X5R_02
CML-PCH

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[43] PCH H/13-POWER
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 43 of 81


5 4 3 2 1

B - 44 PCH 7/9
Schematic Diagrams

PCH 8/9
5 4 3 2 1
U64I
A2 AL12 U64L
A28 VSS_1 VSS_73 AL17 BG3 M24
A3 VSS_2 VSS_74 AL21 BG33 VSS_145 VSS_196 M32
A33 VSS_3 VSS_75 AL24 BG37 VSS_146 VSS_197 M34
A37 VSS_4 VSS_76 AL26 BG4 VSS_147 VSS_198 M49
A4 VSS_5 VSS_77 AL29 BG48 VSS_148 VSS_199 M5
D A45 VSS_6
VSS_7
VSS_78
VSS_79
AL33 C12 VSS_149
VSS_150
VSS_200
VSS_201
N12
A46 AL38 C25 N16
A47 VSS_8 VSS_80 AM1 C30 VSS_151 VSS_202 N34
A48 VSS_9 VSS_81 AM18 C4 VSS_152 VSS_203 N35
A5 VSS_10 VSS_82 AM32 C48 VSS_153 VSS_204 N37
A8 VSS_11 VSS_83 AM49 C5 VSS_154 VSS_205 N38
AA19 VSS_12 VSS_84 AN12 D12 VSS_155 VSS_206 P26
AA20 VSS_13 VSS_85 AN16 D16 VSS_156 VSS_207 P29
AA25 VSS_14 VSS_86 AN34 D17 VSS_157 VSS_208 P4
AA27 VSS_15 VSS_87 AN38 D30 VSS_158 VSS_209 P46
AA28 VSS_16 VSS_88 AP4 D33 VSS_159 VSS_210 R12
AA30 VSS_17 VSS_89 AP46 D8 VSS_160 VSS_211 R16
AA31 VSS_18 VSS_90 AR12 E10 VSS_161 VSS_212 R26

B.Schematic Diagrams
AA49 VSS_19 VSS_91 AR16 E13 VSS_162 VSS_213 R29
AA5 VSS_20 VSS_92 AR34 E15 VSS_163 VSS_214 R3
AB19 VSS_21 VSS_93 AR38 E17 VSS_164 VSS_215 R34
AB25 VSS_22 VSS_94 AT1 E19 VSS_165 VSS_216 R38
AB31 VSS_23 VSS_95 AT16 E22 VSS_166 VSS_217 R4

Sheet 44 of 81
AC12 VSS_24 VSS_96 AT18 E24 VSS_167 VSS_218 T17
AC17 VSS_25 VSS_97 AT21 E26 VSS_168 VSS_219 T18
AC33 VSS_26 VSS_98 AT24 E31 VSS_169 VSS_220 T32
C AC38
AC4
VSS_27
VSS_28
VSS_29
VSS_99
VSS_100
VSS_101
AT26
AT29
E33
E35
VSS_170
VSS_171
VSS_172
VSS_221
VSS_222
VSS_223
T4
T49 PCH 8/9
AC46 AT32 E40 T5
AD1 VSS_30 VSS_102 AT34 E42 VSS_173 VSS_224 T7
AD19 VSS_31 VSS_103 AT45 E8 VSS_174 VSS_225 U12
AD2 VSS_32 VSS_104 AV11 F41 VSS_175 VSS_226 U15
AD22 VSS_33 VSS_105 AV39 F43 VSS_176 VSS_227 U17

Vinafix.com
AD25 VSS_34 VSS_106 AW10 F47 VSS_177 VSS_228 U21
AD49 VSS_35 VSS_107 AW4 G44 VSS_178 VSS_229 U24
AE12 VSS_36 VSS_108 AW40 G6 VSS_179 VSS_230 U33
AE33 VSS_37 VSS_109 AW46 H8 VSS_180 VSS_231 U38
AE38 VSS_38 VSS_110 B47 J10 VSS_181 VSS_232 V20
AE4 VSS_39 VSS_111 B48 J26 VSS_182 VSS_233 V22
AE46 VSS_40 VSS_112 B49 J29 VSS_183 VSS_234 V4
AF22 VSS_41 VSS_113 BA12 J4 VSS_184 VSS_235 V46
AF25 VSS_42 VSS_114 BA14 J40 VSS_185 VSS_236 W25
AF28 VSS_43 VSS_115 BA44 J46 VSS_186 VSS_237 W27
AG1 VSS_44 VSS_116 BA5 J47 VSS_187 VSS_238 W28
AG22 VSS_45 VSS_117 BA6 J48 VSS_188 VSS_239 W30
AG23 VSS_46 VSS_118 BB41 J9 VSS_189 VSS_240 Y10
VSS_47 VSS_119 VSS_190 VSS_241
B AG25
AG27 VSS_48 VSS_120
BB43
BB9
K11
K39 VSS_191 VSS_242
Y12
Y17
AG28 VSS_49 VSS_121 BC10 M16 VSS_192 VSS_243 Y33
AG30 VSS_50 VSS_122 BC13 M18 VSS_193 VSS_244 Y38
AG49 VSS_51 VSS_123 BC15 M21 VSS_194 VSS_245 Y9
AH12 VSS_52 VSS_124 BC19 VSS_195 VSS_246
AH17 VSS_53 VSS_125 BC24 HM470 12 OF 13
AH33 VSS_54 VSS_126 BC26
VSS_55 VSS_127 CML-PCH
AH38 BC31
AJ19 VSS_56 VSS_128 BC35
AJ20 VSS_57 VSS_129 BC40
AJ25 VSS_58 VSS_130 BC45
AJ27 VSS_59 VSS_131 BC8
AJ28 VSS_60 VSS_132 BD43
AJ30 VSS_61 VSS_133 BE44
AJ31 VSS_62 VSS_134 BF1
AK19 VSS_63 VSS_135 BF2
AK20 VSS_64 VSS_136 BF3
AK25 VSS_65 VSS_137 BF48
AK27 VSS_66 VSS_138 BF49
AK28 VSS_67 VSS_139 BG17
A VSS_68 VSS_140 A
AK30
AK31
AK4
VSS_69
VSS_70
VSS_141
VSS_142
BG2
BG22
BG25
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
AK46 VSS_71 VSS_143 BG28 Title
VSS_72 VSS_144 [44] PCH I,L/13-VSS
HM470 9 OF 13
Size Document Number Rev
CML-PCH
A4 PC50 6-71-PC5D0-D02 D02
Date: Monday, January 04, 2021 Sheet 44 of 81

PCH 8/9 B - 45
Schematic Diagrams

PCH 9/9
BOOT STARP
ENABLE:LPC IS SELECT
5 4 3 2 1
(INTERNAL WEAK PD) U64J
3.3VA Y14
RSVD7 Y15
RSVD8 U37
RSVD6 U35
R329 RSVD5
N32
150K_1%_04 RSVD3 R32
RSVD4
LPSS_GSPI1_MOSI AH15
RSVD2 AH14
CML-PCH RSVD1

AL2 H_PREQ_N_R

D PREQ#
PRDY#
CPU_TRST#
AM5 H_PRDY_N_R
AM4 H_TRST_N_R
AK3 PCH_2_CPU_TRIGGER_R R309 30.1_1%_04
D
TRIGGER_OUT PCH_2_CPU_TRIGGER 7
AK2 CPU_2_PCH_TRIGGER 7
TRIGGER_IN
CML-PCH
10 OF 13
HM470
CML-PCH

U64K
LPSS_GSPI1_MOSI BA26
BD30 GPP_B22/GSPI1_MOSI BA20
AU26 GPP_B21/GSPI1_MISO GPP_D9/ISH_SPI_CS#/GSPI2_CS0# BB20
AW26 GPP_B20/GSPI1_CLK GPP_D10/ISH_SPI_CLK/GSPI2_CLK BB16
GPP_B19/GSPI1_CS0# GPP_D11/ISH_SPI_MISO/GP_BSSB_CLK/GSPI2_MISO AN18
B.Schematic Diagrams

LPSS_GSPI0_MOSI BE30 GPP_D12/ISH_SPI_MOSI/GP_BSSB_DI/GSPI2_MOSI


BD29 GPP_B18/GSPI0_MOSI
BF29 GPP_B17/GSPI0_MISO BF14
Pantone ROM BB26 GPP_B16/GSPI0_CLK
GPP_B15/GSPI0_CS0#
GPP_D16/ISH_UART0_CTS#/CNV_WCEN
GPP_D15/ISH_UART0_RTS#/GSPI2_CS1#/CNV_WFEN
AR18
3.3VA BF17
R964 *1K_04 BB24 GPP_D14/ISH_UART0_TXD/I2C2_SCL BE17
51,54 CNVI_DET# GPP_C9/UART0_TXD GPP_D13/ISH_UART0_RXD/I2C2_SDA
3.3VA BE23
55 TPM_DET GPP_C8/UART0_RXD
CML-PCH AP24
BA24 GPP_C11/UART0_CTS#

Sheet 45 of 81
GPP_C10/UART0_RTS# GPIO_CARD
R172

R179

R173
*10K_04

*10K_04

*10K_04
3.3VA AG45
M.2_PLT_RST_CNTRL2# GPP_H20/ISH_I2C0_SCL GPIO_CARD_AUX GPIO_CARD 59
U55 R180 BD21 AH46
C645 53 M.2_PLT_RST_CNTRL2# M.2_PLT_RST_CNTRL1# GPP_C15/UART1_CTS#/ISH_UART1_CTS# GPP_H19/ISH_I2C0_SDA GPIO_CARD_AUX 59 3.3VA
10K_04 52 M.2_PLT_RST_CNTRL1# AW24
1 8 AP21 GPP_C14/UART1_RTS#/ISH_UART1_RTS# AH47 CML-PCH
A0 VCC Pantone AU24 GPP_C13/UART1_TXD/ISH_UART1_TXD GPP_H22/ISH_I2C1_SCL AH48 GPP_H21 R268 *4.7K_04

PCH 9/9
2 7 0.1u_6.3V_X5R_02 Pantone GPP_C12/UART1_RXD/ISH_UART1_RXD GPP_H21/ISH_I2C1_SDA
A1 WP
C 3
A2 SCL
6 I2C_SCL_Pantone
54
45 LAN_PLT_RST#
CNVI_MFUART2_TXD
R449 *0_04
CNVI_MFUART2_TXD
UART2_RTS#
AV21
AW21
BE20
GPP_C23/UART2_CTS#
GPP_C22/UART2_RTS#
GPP_C21/UART2_TXD GPP_A23/ISH_GP5
AV34 WLAN_SSD2_GPIO
R283 *20K_04

CML-PCH
C
4 5 I2C_SDA_Pantone R182 CNVI_MFUART2_RXD BD20 AW32 WLAN_SSD2_GPIO1
GND SDA 54 CNVI_MFUART2_RXD GPP_C20/UART2_RXD GPP_A22/ISH_GP4
0_04

0_04

0_04
R174

R181

R175

0_04 CML-PCH BA33 EAPD_MODE 46,47


I2C_SCL_Pantone BE21 GPP_A21/ISH_GP3 BE34
CAT24C256 Pantone I2C_SDA_Pantone BF21 GPP_C19/I2C1_SCL GPP_A20/ISH_GP2 BD34 SB_BLON
I2C_SCL_TP GPP_C18/I2C1_SDA GPP_A19/ISH_GP1 GPP_A18 SB_BLON 11
PCB Footprint = M-SO8 BC22 BF35
58 I2C_SCL_TP I2C_SDA_TP GPP_C17/I2C0_SCL GPP_A18/ISH_GP0
Part number: 6-04-24256-A93 BF23
58 I2C_SDA_TP GPP_C16/I2C0_SDA
Pantone BD38
I2C_SDA_PDROM GPP_A17/SD_VDD1_PWR_EN#/ISH_GP7

Vinafix.com
Pantone Pantone Pantone BE15
50 I2C_SDA_PDROM I2C_SCL_PDROM GPP_D4/ISH_I2C2_SDA/I2C3_SDA/SBK4_BK4
Pantone Pantone Pantone BE14
50 I2C_SCL_PDROM GPP_D23/ISH_I2C2_SCL/I2C3_SCL
D02 ver SWAP I2C HM470 11 OF 13
2020/10/13 CML-PCH

VDD3 CML-PCH 3.3VS 3.3VS


BUF_PLT_RST# LAN_RST# R544 0_04

U56C 3.3V
14

74LVC08APW R439 R441


9

5
8 *10K_04 *10K_04
BUF_PLT_RST# 45,48,51,52,53,54,55 WLAN_SSD2_GPIO
10 1 CML-PCH CML-PCH
26,37 PLT_RST# LAN_RST# BUF_PLT_RST# 45,48,51,52,53,54,55 WLAN_SSD2_GPIO1
59 LAN_RST# 4
R841 2 LAN_PLT_RST# 45
7

CML-PCH
100K_04 R543 U24 *TC7SZ08FU R513

3
CML-PCH *100K_04 3.3VS
CML-PCH *10K_04
CML-PCH CML-PCH R440 R442
B *10K_04
CML-PCH
*10K_04
CML-PCH
B
VDD3 CML-PCH
R515 *0_04
ALL_SYS_PWRGD PLTRST_PCIE_CR#
U56A 3.3V
14

74LVC08APW
1
63 VCCIO_PWRGD

5
3 ALL_SYS_PWRGD
ALL_SYS_PWRGD 5,11,51,65 VDD3
2 1
11,40,48,59,60,64 SUSB# PLTRST_PCIE_CR# BUF_PLT_RST# 45,48,51,52,53,54,55
4 CML-PCH
TO VR_ON & EC 59 PLTRST_PCIE_CR# SB_BLON
R852 C1209 2 CR_GPIO_RST# 42 R357 *10K_04
7

CML-PCH
10K_04 *0.1u_6.3V_X5R_02 R514 R498

3
*100K_04 3.3VS
3.3VS
CML-PCH CML-PCH CML-PCH *10K_04 CML-PCH
74AHC1G08GW M.2_PLT_RST_CNTRL1# R395 10K_04
CML-PCH
U20 CML-PCH
M.2_PLT_RST_CNTRL2# R396 10K_04
CML-PCH
ON CML-PCH
I2C_SCL_TP R448 2.2K_04
CML-PCH
I2C_SDA_TP R446 2.2K_04

3.3VA
CML-PCH
SYS_PWROK EC DELAY ALL_SYS_PWRGD 200ms I2C_SCL_Pantone R187 2.2K_04
=PM_PWROK CML-PCH
VDD3 I2C_SDA_Pantone R188 2.2K_04
VDD3
51 PM_PWROK
A U56D
A
14

U56B 74LVC08APW
14

74LVC08APW 12
4 11 SYS_PWROK_R R817 1K_04
65 VCORE_PG SYS_PWROK 40
6 13
ALL_SYS_PWRGD 5 CML-PCH
CML-PCH
7

R816
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
7

CML-PCH
10K_04
CML-PCH Title
PM_PCH_PWROK 40
[45] PCH J,K/13-UART/I2C/GPIO
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 45 of 81

B - 46 PCH 9/9
Schematic Diagrams

Audio Codec
5 4 3 2 1

Codec ALC1220
Spilt by DGND
暞ẞ㔠: pcs
DVDD_IO
For 3.3V HDA Link. Digital
R422 *20mil short-p
3.3VS_AUD 5VS_AUD Analog L20 5VS
C803 C844 3.3VS 6-19-31001-247 3.3VS_AUD HCB1005KF-121T20
D 40mil D

10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 L17 HCB1005KF-121T20


40mil

C
Codec ALC1220 Codec ALC1220 Codec ALC1220 C887 C885 Codec ALC1220
C831 C845 D16
㔜㭝嶗⼹≈崟Ἦ⮵⛘暣⭡㚨⣏ᶵ天崭忶33p 0.1u_6.3V_X5R_02 10u_6.3V_X5R_06 NEW PARTS
C830 47p_25V_NPO_02 10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 *ZD5232BS2
C829 47p_25V_NPO_02 Codec ALC1220 Codec ALC1220 Codec ALC1220 Codec ALC1220

26

A
1

9
Codec ALC1220 BEAD㓡10 Ohm,NEW PART U23 AUDG AUDG
Codec ALC1220
Codec ALC1220 L18 2 1 HCB1005KF-121T20 3

DVDD_IO

AVDD1
DVDD
58 MIC_CLK
L19 2 1 HCB1005KF-121T20 2 DMIC_CLK/GPIO1
58 MIC_DATA DMIC_DAT/GPIO0
Codec ALC1220 C903 0.1u_6.3V_X5R_02
CodecEAPD_MODE
ALC1220 R494 33_04 4 28 ALC1220_VREF C902 10u_6.3V_X5R_06
45,47 AUDG
5 P_I2S_DIN/GPIO6/EAPD VREF
POST I2S
47 P_I2S_DOUT1
R493 33_04
R492 Codec ALC1220
33_04 6 P_I2S_DOUT1 I2S 27 LDO1_CAP C886
Codec ALC1220
10u_6.3V_X5R_06
Codec ALC1220 AUDG
47 P_I2S_SCLK P_I2S_SCLK LDO1_CAP
D01A CHANGE (0,6ROXWLRQ Codec ALC1220 7
C843 *22p_50V_NPO_04 R491 Codec ALC1220
33_04 8 P_I2S_MCLK/I2S_OUT2 18 MIC1-VREFO-L Codec ALC1220

B.Schematic Diagrams
47 P_I2S_LRCK P_I2S_LRCK MIC1_VREFO_L
C824 *22p_50V_NPO_04 19 MIC1-VREFO-R
MIC1_VREFO_R
40 HDA_SDOUT Codec ALC1220 Codec ALC1220 14
11 SDO/I2S_IN
40 HDA_BITCLK Codec ALC1220
13 BCLK/I2S_SCLK port A SURR-OUT-L
25
40 HDA_SDIN0
R490 22_04
12 SDI/I2S_OUT MHDA SURR-OUT-R
24
40 HDA_SYNC
Codec ALC1220 10 SYNC/I2S_LRCK 17 MIC2-VREFO
40,47 HDA_RST# RSTB/I2S_MCLK MIC2_VREFO
NEAR PCH 16
LINE2_VREFO

Sheet 46 of 81
33pin044pin0@pin-٩qmbugpsn!eftjho!hvjefᡂ୏ BEEP_R 15
53 PCBEEP
婳忋㍍⇘AMP IC冯EC/SMB ㍏⇞
嶗⼹ᷕ⽭枰天㚱㉱HIGH 3.3V⃫ẞ
C857
C858
0.1u_6.3V_X5R_02
10u_6.3V_X5R_06
59 SPDIFO
52 SPDIFO port D FRONT-OUT-L
46
45
HEADPHONE-L 59
HEADPHONE-R 59
D01A CHANGE CRB Codec ALC1220 ALC1220_SDA 54 LDO3_CAP FRONT-OUT-R
55 I2C_SDA
I2C port E
Audio Codec
Codec ALC1220 ALC1220_SCL 23
C Codec ALC1220 3.3VS_AUD R495 100K_1%_04 56 I2C_SCL LINE2_L 22 C
Codec ALC1220 HD_I2C SEL LINE2_R
Codec ALC1220
Codec ALC1220
3.3VS_AUD R540
R541
100K_1%_04
200K_1%_04 JD1 48 port G CENTER
21
20
59 FRONT-JD JD1 LFE
Codec ALC1220 3.3VS_AUD R539 100K_1%_04
Codec ALC1220
59 MIC1-JD
R538 200K_1%_04 JD2 49
JD2 port H SIDESURR-L
33
32
R537 100K_1%_04 JD3 50 SIDESURR-R C909 0.1u_6.3V_X5R_02
3.3VS_AUD JD3
MIC2-VREFO R533 39 LDO2_CAP C908 10u_6.3V_X5R_06 Codec ALC1220
LDO2_CAP AUDG

Vinafix.com
Codec ALC1220 2.2K_04 3.3VS_AUD R536 100K_1%_04 JD4 51 Codec ALC1220
JD4 LDO2_VRP

+
38 C913 EEFSR0D221R4 Codec ALC1220
LDO2_VRP AUDG
59 MIC2
MIC2 R532 1K_04
Codec C907
4.7u_6.3V_X5R_04
ALC1220
C906
4.7u_6.3V_X5R_04
MIC2_L_C
MIC2_R_C
35
34 MIC2-L port F 37
220u_2V_SMD-V
DIP cap. is required for higher SNR/THD+N performance.

CPVREF
Codec ALC1220 R531 MIC2-R LINE1-L 36

CPVDD
Codec ALC1220

CPVEE
AVSS1
AVSS2
AUDG

E-PAD
LINE1-R
Codec ALC1220 22K_04 4.7u_6.3V_X5R_04 MIC1_L_C
C904Codec ALC1220 31
port B port C

CBN

CBP
MIC1_L_M R575 1K_04 C905 4.7u_6.3V_X5R_04 MIC1_R_C 30 MIC1-L
59 MIC1_L_M MIC1_R_M R576 MIC1-R +3.3V_Dual or Stanby Power requires to have
1K_04 Codec ALC1220
59 MIC1_R_M at least 150mA current budget.
Codec ALC1220 Codec ALC1220 ALC1220

57

29
40
47

44

43

42

41
PC BEEP D14 BAT54CW H Codec ALC1220 Codec ALC1220 CPVDD 3.3VS
1 A
51 KBC_BEEP

CPVEE
C 3 BEEP R488 47K_04 BEEP_C C842 0.1u_6.3V_X5R_02 BEEP_R L30

CBN

CBP
2 A R489 4.7K_04
40 PCH_SPKR
C841 *0.1u_6.3V_X5R_02 Codec ALC1220 C910 C911 HCB1005KF-121T20 C1321
Codec ALC1220 䔞㚱noise㗪炻℞ῤ⎗婧㔜⽆100p~0.1u AUDG C865 C912 Codec ALC1220
Codec ALC1220 0.1u_6.3V_X5R_02 10u_6.3V_X5R_06 0.1u_6.3V_X5R_02

2.2u_6.3V_X5R_04
Codec ALC1220 2.2u_6.3V_X5R_04
Codec ALC1220 Codec ALC1220
R278 10K_04 3.3VS Codec ALC1220 AUDG AUDG
3.3VS
Codec ALC1220 U11 AUDG Codec ALC1220 Codec ALC1220
5

B 74AHC1G08GW Codec ALC1220 B


Layout Note:
Very close to CODEC EAPD_MODE R230 *0_04 1
MIC1-VREFO-R MIC1-VREFO-L Codec ALC1220 4
HP_AMP_EN 59
2
51 EC_AMP_EN
R534 R535 Codec ALC1220
2.2K_04 2.2K_04
3

*0_04 R229
MIC1_R_M MIC1_L_M
Codec ALC1220
C888 C901 JP1
*20mil short-p (0,6ROXWLRQ
*680p_50V_X7R_04 *680p_50V_X7R_04
C868 0.1u_25V_X5R_04
JP2
AUDG AUDG *20mil short-p C866 0.1u_25V_X5R_04
Codec ALC1220 Codec ALC1220
Codec ALC1220 Codec ALC1220 C867 0.1u_25V_X5R_04
Codec ALC1220
AUDG C856 0.1u_25V_X5R_04 Codec ALC1220
Codec ALC1220
Codec ALC1220
AUDG

EAPD_MODE
P_I2S_DOUT1
P_I2S_SCLK
P_I2S_LRCK
A A

C825 C826 C827 C828

22p_25V_NPO_02 22p_25V_NPO_02 22p_25V_NPO_02 22p_25V_NPO_02

Codec ALC1220 Codec ALC1220 Codec ALC1220 Codec ALC1220


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[46] Codec ALC1220
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 46 of 81


5 4 3 2 1

Audio Codec B - 47
Schematic Diagrams

Smart AMP
5 4 3 2 1

D D

AUDIO AMP FOR SPEAKER AMP_PWR


SMART AMP TAS5825MR AMP_PWR
L28
HCB1608KF-121T30 5VS
B.Schematic Diagrams

C768 C1269 C1267 C1266 C1268


SMART AMP TAS5825MR
SMART AMP TAS5825MR
.
AMP_3.3VS 3.3VS
SMART AMP TAS5825MR AUD_S AMP PWR_5VS
SMART AMP TAS5825MR R279 *20mil_P_04 L12 SMART AMP TAS5825MR
1u_25V_X5R_06 10u_25V_X5R_08 10u_25V_X5R_08 10u_25V_X5R_08 10u_25V_X5R_08
SMART AMP TAS5825MR R264 *20mil_P_04 HCB1608KF-121T30
SMART AMP TAS5825MR R319 *20mil_P_04
SMART AMP TAS5825MR R244 *20mil_P_04 AUDG_5825 AUDG_5825 AUDG_5825 AUDG_5825 AUDG_5825
C751 C750 C753 SMART AMP TAS5825MR
NEAR 5825 PIN21/PIN22
AUDG_5825
0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 22u_6.3V_X5R_06

Sheet 47 of 81
AUDG_5825 AUDG_5825 AUDG_5825 AMP_PWR
SMART AMP TAS5825MR SMART AMP TAS5825MR
SMART AMP TAS5825MR SMART AMP TAS5825MR
SMART AMP TAS5825MR C767 C1286 C1283 C1285 C1282 SMART AMP TAS5825MR
SMART AMP TAS5825MR

Smart AMP
1u_25V_X5R_06 10u_25V_X5R_08 10u_25V_X5R_08 10u_25V_X5R_08 10u_25V_X5R_08 SMART AMP TAS5825MR

AUDG_5825 AUDG_5825 AUDG_5825 AUDG_5825 AUDG_5825


C C
AMP_3.3VS
NEAR 5825 PIN3/PIN4
AMP_3.3VS

R235 100K_04 AMP_PDN


SMART AMP TAS5825MR L14
AMP_FAULTZ SMART AMP TAS5825MR HCB1608KF-121T30
R250 *10K_04 C748 C752 OUT_A 2A 2A 5825_OUTL-
SMART AMP TAS5825MR
3
PVDD_AB OUT_A
2 .
R249 *10K_04 AMP_MUTE SMART AMP TAS5825MR 0.1u_6.3V_X5R_02 4.7u_6.3V_X5R_04 2A SMART AMP TAS5825MR
4 30 OUT_B
SMART AMP TAS5825MR PVDD_AB OUT_B C769
GPIO3_5825 SMART AMP TAS5825MR
4R: 40mils
R247 *10K_04 1000p_50V_X7R_04 R280
21 8R: 20mils

Vinafix.com
PVDD_CD *3.3_06
AUDG_5825 AUDG_5825 SMART AMP TAS5825MRSMART AMP TAS5825MR
R2 22 27 OUT_C 2A
R251 *0_04 ADR SMART AMP TAS5825MR SMART AMP TAS5825MR PVDD_CD OUT_C AUDG_5825 1
23 OUT_D 2A C775
2
R252 4.7K_04 ADR 6 OUT_D *0.01u_50V_X7R_04
DVDD SMART AMP TAS5825MR J_SPKL1
R1 L16
WB253-002S10P
C749 1u_25V_X5R_067 SMART AMP TAS5825MR 88266-2R
HCB1608KF-121T30 AUDG_5825
AUDG_5825 VR_DIG BST_A 2A 5825_OUTL+ SMART AMP TAS5825MR
C746 1u_25V_X5R_06
SMART AMP TAS5825MR 18 BST_A
1 C774 0.22u_16V_X7R_06 .
GVDD 29 BST_B C784 0.22u_16V_X7R_06

TAS5825MRHBR
1001110(0x9C). C747 1u_25V_X5R_06 BST_B SMART AMP TAS5825MR C785
SMART AMP TAS5825MR 19 SMART AMP TAS5825MR
AVDD 1000p_50V_X7R_04
ADR PIN Config SMART AMP TAS5825MR
SMART AMP TAS5825MR SMART AMP TAS5825MR
R296
(I2C Slave Address 0) 46 P_I2S_LRCK AUDG_5825 12
LRCLK BST_C
28 BST_C C783 0.22u_16V_X7R_06
*3.3_06
AUDG_5825 SMART AMP TAS5825MR
13 24 BST_D C773 0.22u_16V_X7R_06
R1 R2 I2C Adr 46 P_I2S_SCLK SCLK BST_D
14 SMART AMP TAS5825MR
C786
0 ohm DNP ADR0 46 P_I2S_DOUT1 SDIN 2W *0.01u_50V_X7R_04
SMART AMP TAS5825MR
1K DNP ADR1 ADR 8 32
Front Speaker R / L
ADR PGND AUDG_5825
4.7K DNP ADR2 AMP_FAULTZ 9 31
GPIO1 PGND
15K DNP ADR3 SMART_AMP_EN#R248 0_04 AMP_MUTE 10 26
GPIO2 PGND
GPIO3_5825 SMART AMP TAS5825MR 11 25
GPIO3 PGND
SMART_AMP_EN#R236 *0_04 AMP_PDN 17 20
B PDN AGND B

5
4 Ohm Speaker
SMART AMP TAS5825MR
22_04 DGND
SDA_5825 R246 15
SDA
6-20-43130-104
L15
SCL_5825 22_04 16 33
R245 SMART AMP TAS5825MR PowerPAD HCB1608KF-121T30
SCL 2A 5825_OUTR+
SMART AMP TAS5825MR
.
SMART AMP TAS5825MR C782 SMART AMP TAS5825MR
U12 4R: 40mils
1000p_50V_X7R_04 R318 SMART AMP TAS5825MR
TAS5825MRHBR AUDG_5825 SMART AMP TAS5825MR *3.3_06 8R: 20mils
SMART AMP TAS5825MR J_SPKR1
GPIO0 9 DI/O General-purpose input/output, function of this pin can be programmed by register (Register Address 0x60h and C772
AUDG_5825 2
0x61h) *0.01u_50V_X7R_04
1
GPIO1 10 DI/O General-purpose input/output, function of this pin can be programmed by register (Register Address 0x60h and
0x62h) WB253-002S10P
L13
GPIO2 11 DI/O General-purpose input/output, function of this pin can be programmed by register (Register Address 0x60h and
HCB1608KF-121T30 AUDG_5825
0x63h) 2A 5825_OUTR- SMART AMP TAS5825MR
. 88266-2R
SMART AMP TAS5825MR
C766
1000p_50V_X7R_04
SMART AMP TAS5825MR SMART AMP TAS5825MR R295
AMP_3.3VS *3.3_06
AMP_3.3VS 3.3VS SMART AMP TAS5825MR
AUDG_5825

3.3VS C765
*0.01u_50V_X7R_04
C679 SMART AMP TAS5825MR
D11
R212
R909 R898 *0.1u_6.3V_X5R_02 A C
SMART AMP TAS5825MR
KBC_MUTE# 51 AUDG_5825
2.2K_04 2.2K_04 10K_04
G2

RB751V-40(lision)

5
SMART AMP TAS5825MR
6 1 SCL_5825 SMART AMP TAS5825MR 1 R219 0_04
40,64 SMB_CLK SMART AMP TAS5825MR SMART_AMP_EN# 4 SMART AMP TAS5825MR
EAPD_MODE 45,46
Q58A
G5

SMART AMP TAS5825MR 2


D

MTDK3S6R
SMART AMP TAS5825MR SMART AMP TAS5825MR HDA_RST# 40,46
C702
3 4 SDA_5825 U8 Reserve for AMP_EN deley

3
A 40,64 SMB_DATA A
Q58B *0.1u_6.3V_X5R_02 74AHC1G08GW
D

MTDK3S6R

SMART AMP TAS5825MR

R218 *0_04

SMART AMP TAS5825MR

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[47] SMART AMP TAS5825MR
Size Document Number Rev
Custom 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 47 of 81


5 4 3 2 1

B - 48 Smart AMP
Schematic Diagrams

TBT TR
5 4 3 2 1

U32A
W/TBT C1038 0.22u_10V_X5R_02 PER0_P Y23 V23 PET0_P W/TBT C1019 0.22u_10V_X5R_02
39 PCIE_TXP17_TBT W/TBT PCIE_RX0_P PCIE_TX0_P PCIE_RXP17_TBT 39
C1039 0.22u_10V_X5R_02 PER0_N Y22 V22 PET0_N W/TBT C1018 0.22u_10V_X5R_02
39 PCIE_TXN17_TBT PCIE_RX0_N PCIE_TX0_N PCIE_RXN17_TBT 39
W/TBT W/TBT C1005

PCH PCIE RX
C1020 0.22u_10V_X5R_02 PER1_P T23 P23 PET1_P 0.22u_10V_X5R_02
39 PCIE_TXP18_TBT PCIE_RX1_P PCIE_TX1_P W/TBT C1006 PCIE_RXP18_TBT 39
W/TBT C1008 0.22u_10V_X5R_02 PER1_N T22 P22 PET1_N 0.22u_10V_X5R_02
39 PCIE_TXN18_TBT PCIE_RX1_N PCIE_TX1_N PCIE_RXN18_TBT 39

PCIe GEN3
PCH PCIE TX
W/TBT C1007 0.22u_10V_X5R_02 PER2_P M23 K23 PET2_P W/TBT C982 0.22u_10V_X5R_02
39 PCIE_TXP19_TBT PCIE_RX2_P PCIE_TX2_P W/TBT C983 PCIE_RXP19_TBT 39
W/TBT C992 0.22u_10V_X5R_02 PER2_N M22 K22 PET2_N 0.22u_10V_X5R_02
39 PCIE_TXN19_TBT PCIE_RX2_N PCIE_TX2_N PCIE_RXN19_TBT 39
W/TBT C985 0.22u_10V_X5R_02 PER3_P H23 F23 PET3_P W/TBT C973 0.22u_10V_X5R_02
39 PCIE_TXP20_TBT PCIE_RX3_P PCIE_TX3_P W/TBT C970 PCIE_RXP20_TBT 39
D W/TBT C984 0.22u_10V_X5R_02 PER3_N H22 F22 PET3_N 0.22u_10V_X5R_02 D
39 PCIE_TXN20_TBT PCIE_RX3_N PCIE_TX3_N PCIE_RXN20_TBT 39
V19 T4 W/TBT R50 0_04 TBT_BUF_PLT_RST#
42 CLK_PCIE_TBT PCIE_REFCLK_100_IN_P PERST_N TBT_PCIe_WAKE_N RTD3_PCIE_WAKE#
T19 Y2 R637 0_04 RTD3_PCIE_WAKE# 42
42 CLK_PCIE_TBT# PCIE_REFCLK_100_IN_N PEWAKE_N
R638 W/TBT*0_04 PCIE_WAKE# 40,54,59
42 TBT_CLKREQ# Y6 N16
PCIE_CLKREQ_N PCIE_RBIAS W/TBT
W/TBT C1030 0.22u_10V_X5R_02 DPSNK1_ML0_P AC7 AB21
28 DP_A0 W/TBT C1031 0.22u_10V_X5R_02 DPSNK1_ML0_N AB7 DPSNK1_ML0_P DPSRC_ML0_P AC21
28 DP_A#0 DPSNK1_ML0_N DPSRC_ML0_N R46 3.01K_1%_04
W/TBT C1032 0.22u_10V_X5R_02 DPSNK1_ML1_P AB9 AC19
DPSNK1_AUX_P 28 DP_A1 W/TBT C1033 DPSNK1_ML1_P DPSRC_ML1_P W/TBT
DDI(MUX) 0.22u_10V_X5R_02 DPSNK1_ML1_N AC9 AB19 TBT_CIO_PLUG_EVENT_N R635W/TBT 0_04
28 DP_A#1 DPSNK1_ML1_N DPSRC_ML1_N TBCIO_PLUG_EVENT 41
TBT_FORCE_PWR R72 W/TBT 0_04

SINK PORT 1

SOURCE PORT
W/TBT C1034 0.22u_10V_X5R_02 DPSNK1_ML2_P AC11 AB17 TBT_FRC_PWR 37
C1004 28 DP_A2 W/TBT C1035 DPSNK1_ML2_P DPSRC_ML2_P TBT_RTD3_PWR_EN R42 W/TBT 0_04
0.22u_10V_X5R_02 DPSNK1_ML2_N AB11 AC17 TBT_RTD3_PWR_EN_R 37
28 DP_A#2 DPSNK1_ML2_N DPSRC_ML2_N
47p_25V_NPO_02 W/TBT C1036 0.22u_10V_X5R_02 DPSNK1_ML3_P AB13 AC15
W/TBT 28 DP_A3 W/TBT C1037 0.22u_10V_X5R_02 DPSNK1_ML3_N AC13 DPSNK1_ML3_P DPSRC_ML3_P AB15
DPSNK1_AUX_N 28 DP_A#3 DPSNK1_ML3_N DPSRC_ML3_N TBT_I2C_SDA
TBT_I2C_SDA 50

B.Schematic Diagrams
W/TBT C1002 TBT_I2C_SCL
0.22u_10V_X5R_02 DPSNK1_AUX_P N1 N4 TBT_I2C_SCL 50
28 DP_A_AUX DPSNK1_AUX_P DPSRC_AUX_P
W/TBT C1003 0.22u_10V_X5R_02 DPSNK1_AUX_N N2 N5
28 DP_A_AUX# DPSNK1_AUX_N DPSRC_AUX_N
OUT2_HPD AA2 R5 TBT_SRC_HPD
28,41 OUT2_HPD DPSNK1_HPD DPSRC_HPD D02 ver change to VCC3V3_SX_SYS
TBT_GPIO0 2020/10/21
VCC3V3_SX_SYS A5 W1
B5 DPSNK2_ML0_P GPIO_0 W2 TBT_GPIO1 VCC3V3_SX_SYS

LC GPIO
DPSNK2_ML0_N GPIO_1 W6 TBT_GPIO8

Sheet 48 of 81
B3 TMU_CLKIN Y1 TBT_GPIO3 TBT_I2C_SCL R641 2.2K_04
A3 DPSNK2_ML1_P TMU_CLKOUT AA1 TBT_CIO_PLUG_EVENT_N TBT_I2C_SDA R642 2.2K_04
DPSNK2_ML1_N CIO_PLUG_EVENT_N W/TBT

SINK PORT 2
C2 V2 TBT_I2C_SCL TBT_EE_CS_N R643W/TBT 2.2K_04
C reserver for RVP R660 *10K_04 DPSNK2_ML2_P I2C_SCL TBT_I2C_SDA TBT_EE_DO C
C1 V1 R69 2.2K_04

TBT TR
DPSNK2_ML2_N I2C_SDA V5 TBT_USB_FORCE_PWR TBT_HOLD_N R10 W/TBT 3.3K_1%_04
W/TBT

POC GPIO
E2 USB_FORCE_PWR V4 TBT_FORCE_PWR TBT_EE_WP_N R67 W/TBT 3.3K_1%_04
5

R661 E1 DPSNK2_ML3_P FORCE_PWR U2 TBT_BATLOW_N W/TBT


0_04 1 DPSNK2_ML3_N BATLOW_N TBT_SLP_S3_N
40,50 SLP_S5# TBT_RESET U1 W/TBT VCC3V3_S0_SYS
4 SLP_S3_N TBT_RTD3_PWR_EN
W/TBT P1 T5
2 DPSNK2_AUX_P RTD3_PWR_EN
50 TBT_RESET_N P2
DPSNK2_AUX_N Y18 TBT_EE_DI
U37 W/TBT EE_DI TBT_CLKREQ# R61 10K_04
DPSNK2_HPD Y4 W16 TBT_EE_DO
3

74AHC1G08GW DPSNK2_HPD EE_DO TBT_CIO_PLUG_EVENT_N R634 10K_04


W18 TBT_EE_CS_N
EE_CS_N TBT_SLP_S3_N R626W/TBT 10K_04
AC3 Y16 TBT_EE_CLK
NC_AC3 EE_CLK TBT_FORCE_PWR R71 W/TBT *10K_04
AB3 W4 TBT_EE_WP_N

Misc
PORT USB
NC_AB3 R70 W/TBT 100K_04

Vinafix.com
*0_04 EE_WP_N
R659 AC5 W20 TBT_TDI W/TBT
NC_AC5 TDI TBT_GPIO0 R632W/TBT 100K_04
W/TBT AB5 Y20 TBT_TMS TBT_GPIO1
NC_AB5 TMS R628 100K_04
W19 TBT_TCK TBT_GPIO3
TCK R633W/TBT 100K_04
Y19 TBT_TDO TBTA_TEST_PWR_GOOD
TBT_RESET TDO R62 W/TBT 200_1%_04
E5 TBT_USB_FORCE_PWR
RESET_N R58 W/TBT 100K_04
+/- 0.5% D22 TBT_XTAL_25_IN
R39 4.75K_0.5%_04 TBT_RBIAS J6 XTAL_25_IN D23 TBT_XTAL_25_OUT W/TBT
RBIAS MISC XTAL_25_OUT W/TBT
TBT_RSENSE J5
RSENSE
W/TBT RTD3_PWR_EN:
50 TBTA_CA2HD_0_P R596 TBTA_RX1_P_R
2.2_1%_02 W/TBT B21 A13 When unsued should be PU to 3v3sx VCC3V3_SX_SYS
R595 TBTA_RX1_N_R
2.2_1%_02 W/TBT A21 ASSRXp1 NC_A13 B13
50 TBTA_CA2HD_0_N ASSRXn1 NC_B13
RTD3 Support: TBTA_I2C_INT R650 *10K_04
R594 TBTA_TX1_P_R
2.2_1%_02 W/TBT A19 A11 In order to support RTD3, DG_PERST#
50 TBTA_HD2CA_0_P R593 TBTA_TX1_N_R
2.2_1%_02 W/TBT B19 ASSTXp1 NC_A11 B11
50 TBTA_HD2CA_0_N ASSTXn1 NC_B11 and DG_PEWAKE# TBT_RESET R31 W/TBT *10K_04
D02 ver change to VCC3V3_SX_SYS TBTA_RX2_P_R
signals should reserve connections to TBT_BATLOW_N R627 10K_04
R591 2.2_1%_02 W/TBT A15 B7
2020/10/21 50 TBTA_CA2HD_1_P ASSRXp2 NC_B7 dedicated PCH GPIOs W/TBT
TBT USB TYPE C

R592 TBTA_RX2_N_R
2.2_1%_02 W/TBT B15 A7
VCC3V3_SX_SYS 50 TBTA_CA2HD_1_N ASSRXn2 NC_A7 per TBT Controllers. TBT_PCIe_WAKE_N R631W/TBT 10K_04

TBT PORTS
B In order to support RTD3, the TBT_RTD3_PWR_EN R41 10K_04 B
R9 TBTA_TX2_P_R
2.2_1%_02 W/TBT A17 A9

Port A

PORT B
C50 0.1u_6.3V_X5R_02 50 TBTA_HD2CA_1_P R8 TBTA_TX2_N_R
2.2_1%_02 W/TBT B17 ASSTXp2 NC_A9 B9 following signals should be W/TBT
50 TBTA_HD2CA_1_N ASSTXn2 NC_B9 TBT_GPIO8 R59 W/TBT 10K_04
routed from PCH to TBT Controller:
R60 *100K_04
W/TBT U3 H4 L4 DG_PERST#
TBT_EE_DI 50 TBTA_DPSRC_AUX_P ASBU1 NC_L4 W/TBT
8 5 J4 L5 DG_CLKREQ#
VDD SI 50 TBTA_DPSRC_AUX_N ASBU2 NC_L5 W/TBT
DG_PEWAKE#
2 TBT_EE_DO E20 E19 DG_RTD3_PWR_EN
SO PA_USB2_D_P NC_E19 TBT_XTAL_25_OUT XTAL
D20 D19
TBT_EE_WP_N 3 TBT_EE_CS_N PA_USB2_D_N NC_D19 X1
1 TBT_XTAL_25_IN
WP# CE# TBTA_HPD TBTB_HPD 1 2
T2 T1
TBT_EE_CLK 50 TBTA_HPD TBTA_I2C_INT PA_HPD POC_GPIO_9 4 3
6 M4 M5
SCK 50 TBTA_I2C_INT TBTA_USB2_MXCTL PA_I2C_INT NC_M5 TBTB_USB2_MXCTL
R2 R1
POC

POC
TBT_HOLD_N PA_USB2_MXCTL POC_GPIO_12 C962 FSX3L 25MHZ C966
7 4
HOLD# VSS R30 200_1%_04 PA_USB2_RBIAS H19 F19 W/TBT
PA_USB2_RBIAS NC_F19 10p_25V_NPO_02 10p_25V_NPO_02
W25Q80DV USB2 Rbias USB2 Rbias W/TBT
W/TBT W/TBT V8 W5 TBTA_TEST_PWR_GOOD W/TBT
VCC3V3_LC Place as close as possible to pins D4 THERMDA TEST_PWR_GOOD R4 Place as close as possible to pins
L8 TEST_EDM TEST_EN B23
R55 *10K_04 TBT_TDI A23 FUSE_VQPS_64 USB2_ATEST AB23
PA_MONDC DEBUG PCIE_ATEST
R56 *10K_04 TBT_TMS A1 J9
R49 W/TBT *10K_04 TBT_TCK AC23 PB_MONDC ATEST_P J11
R57 W/TBT *10K_04 TBT_TDO AC1 PC_MONDC ATEST_N H5
W/TBT D5 USB_MONDC VGA_RES
MONDC_SVR
W/TBT
R636 100K_04 OUT2_HPD MP C1 JHL7340
DPSNK2_HPD W/TBT
R63 100K_04
R43 W/TBT 100K_04 TBT_SRC_HPD
W/TBT VCC3V3_SX_SYS C162 *0.1u_6.3V_X5R_02
R647W/TBT 100K_04 TBTA_HPD
R624 100K_04 TBTB_HPD 10K_04 W/TBT R75
W/TBT VCC3V3_S0_SYS
W/TBT VCC3V3_SX_SYS C1017 *0.1u_6.3V_X5R_02
A R621W/TBT 100K_04 TBTA_USB2_MXCTL A
5

R623 100K_04 TBTB_USB2_MXCTL U33 W/TBT U4


*10K_04 W/TBT R76
5

1 *74AHC1G08GW 74AHC1G08GW 3.3V


W/TBT 1
R64 W/TBT 100K_04 TBT_BUF_PLT_RST# TBT_SLP_S3_N 4 TBT_PERST_N 39
2 TBT_BUF_PLT_RST# 4
SUSB# 11,40,45,59,60,64 2
W/TBT BUF_PLT_RST# 45,51,52,53,54,55
3

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
3

W/TBT
W/TBT Title
R622 *0_04
NO STUFF IF NOT SUPPORT TBT WAKE UP
W/TBT
R73
W/TBT
*0_04 [48] TBT TR
Size Document Number Rev
R74
W/TBT
*0_04 Custom
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 48 of 81


5 4 3 2 1

TBT TR B - 49
Schematic Diagrams

TBT TR Power
5 4 3 2 1

VCC3V3_SX_SYS VCC3V3_S0_SYS

C89 C131 C69 C132

F18
R6

L6
1u_6.3V_X5R_02 1u_6.3V_X5R_02 U32B 1u_6.3V_X5R_02 1u_6.3V_X5R_02

VCC3P3_S0
VCC3P3_SX

VCC3P3_SX
W/TBT W/TBT
H9 G1

SVR 3.3V
VCC0V9_SVR W/TBT VCC0P9_SVR_PAB_AN VCC3P3_SVR W/TBT VCC3V3_S0_SYS
H11 G2
D H12 VCC0P9_SVR_PAB_AN VCC3P3_SVR H2 D
H13 VCC0P9_SVR_PAB_AN VCC3P3_SVR E6

PWR IN 0.9V
H15 VCC0P9_SVR_PAB_AN VCC3P3A
C147 C130 C100 C146 C142 C101 C99 H16 VCC0P9_SVR_PAB_AN J13 C960 C965 C961 C950
VCC0P9_SVR_PAB_AN MAIN PWR VCC0P9_SVR
T12 L11
1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 T13 VCC0P9_SVR_PC_ANA VCC0P9_SVR L13 10u_6.3V_X5R_04 10u_6.3V_X5R_04 10u_6.3V_X5R_04 10u_6.3V_X5R_04
T15 VCC0P9_SVR_PC_ANA VCC0P9_SVR M8
W/TBT VCC0P9_SVR_PC_ANA VCC0P9_SVR
T9 M11
W/TBT W/TBT W/TBT W/TBT W/TBT W/TBT VCC0P9_SVR_USB_AN VCC0P9_SVR W/TBT W/TBT W/TBT W/TBT VCC0V9_SVR
T11 M13
VCC0V9_PCIE N6 VCC0P9_SVR_USB_AN VCC0P9_SVR N8 SVR_VSS_GND
VCC0P9_SVR_DPAUX_ANA VCC0P9_SVR N11
VCC0P9_SVR

SVR 0.9V
J18 N13
L19 VCC0P9_PCIE VCC0P9_SVR R8 C105 C148 C143 C102 C144 C145

PCIe 0.9V
VCC0P9_ANA_PCIE_1 VCC0P9_SVR

VCC
C127 C121 C120 C128 C129 M19 R11
L18 VCC0P9_ANA_PCIE_1 VCC0P9_SVR R13 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02
10u_6.3V_X5R_04 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 M16 VCC0P9_ANA_PCIE_2 VCC0P9_SVR R16
VCC0P9_ANA_PCIE_2 VCC0P9_SVR W/TBT
M18 T8
W/TBT VCC0P9_ANA_PCIE_2 VCC0P9_SVR W/TBT W/TBT W/TBT W/TBT W/TBT VCC0V9_SVR
T16 L22
VCC0V9_LVR W/TBT W/TBT W/TBT W/TBT VCC0P9_SVR
B.Schematic Diagrams

VCC0V9_LC J8 E8 HBME041B-R60MSA
H8 VCC0P9_LC VCC0P9_SVR_BRD_SENSE K1 VCC0V9_SVR_IND
H6 VCC0P9_LVR SVR_IND K2 PCB Footprint = HBME041BR60MSA
VCC0P9_LVR_SENSE SVR_IND L1 C964 C959 C949 C103
SVR_IND W/TBT
C66 C68 C106 C67 VCC3V3_ANA_USB2 H18 L2
L16 VCC3P3_ANA_USB2 SVR_IND H1 47u_6.3V_X5R_08 47u_6.3V_X5R_08 47u_6.3V_X5R_08 1u_6.3V_X5R_02
VCC3V3_ANA_PCIE VCC3P3_ANA_PCIE SVR_VSS
10u_6.3V_X5R_04 10u_6.3V_X5R_04 1u_6.3V_X5R_02 1u_6.3V_X5R_02 VCC3V3_ANA E16 J1
VCC3P3_ANA SVR_VSS W/TBT
VCC3V3_LC V6 J2
VCC3P3_LC SVR_VSS W/TBT W/TBT W/TBT R589
W/TBT W/TBT W/TBT W/TBT *20mil_04
SVR_VSS_GND

Sheet 49 of 81 C
VCC0V9_LC VCC3V3_ANA_USB2 VCC3V3_ANA_PCIE VCC3V3_ANA VCC3V3_LC
A2
A4
A6
VSS_ANA
VSS_ANA
VSS_ANA
VSS_ANA
VSS_ANA
VSS_ANA
J23
L20
L22
R590
*20mil_04
C

TBT TR Power
A8 L23
C104 C98 C122 C65 C149 A10 VSS_ANA VSS_ANA M6
A12 VSS_ANA VSS_ANA M20
1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 A14 VSS_ANA VSS_ANA N18
A16 VSS_ANA VSS_ANA N19
W/TBT W/TBT W/TBT W/TBT W/TBT VSS_ANA VSS_ANA
A18 N20
A20 VSS_ANA VSS_ANA N22
A22 VSS_ANA VSS_ANA N23
B1 VSS_ANA VSS_ANA R18
B2 VSS_ANA VSS_ANA R19
B4 VSS_ANA VSS_ANA R20
B6 VSS_ANA VSS_ANA R22

Vinafix.com
B8 VSS_ANA VSS_ANA R23
B10 VSS_ANA VSS_ANA T20
B12 VSS_ANA VSS_ANA U22
B14 VSS_ANA VSS_ANA U23
R80 *0_06 B16 VSS_ANA VSS_ANA V9
B18 VSS_ANA VSS_ANA V11
W/TBT >60 mil Maxmum Required Power 3.3V@1A VSS_ANA VSS_ANA
3.3V R82 *0_06 VCC3V3_S0_SYS B20 V12
W/TBT VSS_ANA VSS_ANA
B22 V13
C199 C22 VSS_ANA VSS_ANA V15
R81 C23 VSS_ANA VSS_ANA V20
D1 VSS_ANA VSS_ANA W8

GND
10u_6.3V_X5R_04
0_06 D2 VSS_ANA VSS_ANA W9
W/TBT VSS_ANA VSS_ANA
W/TBT >60 mil Maxmum Required Power 3.3V@150mA D6 W11
W/TBT VSS_ANA VSS_ANA
3.3VS R85 0_06 VCC3V3_SX_SYS D8 W12
W/TBT VSS_ANA VSS_ANA
D9 W13
R87 0_06 C198 D11 VSS_ANA VSS_ANA W15
3.3VS USE IF NOT SUPPORT TBT WAKE UP VSS_ANA VSS_ANA
D12 W22
10u_6.3V_X5R_04 D13 VSS_ANA VSS_ANA W23
B D15 VSS_ANA VSS_ANA Y5 B
W/TBT VSS_ANA VSS_ANA
D16 Y8
D18 VSS_ANA VSS_ANA Y9
E4 VSS_ANA VSS_ANA Y11
E9 VSS_ANA VSS_ANA Y12
E11 VSS_ANA VSS_ANA Y13
E12 VSS_ANA VSS_ANA Y15
E13 VSS_ANA VSS_ANA AA22
E15 VSS_ANA VSS_ANA AA23
E18 VSS_ANA VSS_ANA AB1
E22 VSS_ANA VSS_ANA AB2
E23 VSS_ANA VSS_ANA AB4
F1 VSS_ANA VSS_ANA AB6
F2 VSS_ANA VSS_ANA AB8
F5 VSS_ANA VSS_ANA AB10
F6 VSS_ANA VSS_ANA AB12
F8 VSS_ANA VSS_ANA AB14
F9 VSS_ANA VSS_ANA AB16
F11 VSS_ANA VSS_ANA AB18
F12 VSS_ANA VSS_ANA AB20
F13 VSS_ANA VSS_ANA AB22
F15 VSS_ANA VSS_ANA AC2
F16 VSS_ANA VSS_ANA AC4
F20 VSS_ANA VSS_ANA AC6
G22 VSS_ANA VSS_ANA AC8
G23 VSS_ANA VSS_ANA AC10
H20 VSS_ANA VSS_ANA AC12
J12 VSS_ANA VSS_ANA AC14
J15 VSS_ANA VSS_ANA AC16
J16 VSS_ANA VSS_ANA AC18
J19 VSS_ANA VSS_ANA AC20
A J20 VSS_ANA VSS_ANA AC22 A

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
J22 VSS_ANA VSS_ANA
VSS_ANA

MP C1 JHL7340

F4
L9
L12
L15

N9

R9

T6
T18
V16
V18
M1
M2
M9
M12
M15

N12
N15

R12
R15
W/TBT
Title
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
[49] TBT TR power
Size Document Number Rev
Custom
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 49 of 81


5 4 3 2 1

B - 50 TBT TR Power
Schematic Diagrams

TPS65987D
5 4 3 2 1

R649 *0_04 TBTA_VBUS


3.3VA VBUS Source 5V,3A
TBT_PA_VBUS L24 HCB2012KF-800T80
MTDK5S6R 80Ohm, 0.01Ohm DCR, 8A Idc
Q38B main:6-21-B4KB0-024

D
second: 6-21-B4K20-024

C
ACE_I2C_SDA2 4 3 C1071
SMD_VGA_THERM 33,51,56 D35
R657 D36
TYPEC1 W /TBT

G
10K_04 1u_25V_X5R_06 A1 B12

SS1040G
*SS1040G
5
GND GND
5

A
1 TBTA_HD2CA_0_P_R A2 B11 TBTA_CA2HD_0_P_R
LDO_3V3 TX0_P RX0_P
4 TBTA_HD2CA_0_N_R A3 B10 TBTA_CA2HD_0_N_R
TBT_RESET_N 48 TX0_N RX0_N

2
GPIO0_TBT_RESET_N 2

G
D D
C1044 1u_25V_X5R_06 A4 B9 C1045 1u_25V_X5R_06
ACE_I2C_SCL2 1 6 VBUS VBUS
3

SMC_VGA_THERM 33,51,56 TBTA_CC1_J TBTA_SBU2_J


A5 B8
CC1 SBU2

D
U36
Q38A USB_PP2_J USB_PN2_J
74AHC1G08GW A6 B7
MTDK5S6R USB_PN2_J USB2_P_T USB2_N_B USB_PP2_J
A7 B6
R656 *0_04 USB2_N_T USB2_P_B
R653 *0_04 TBTA_SBU1_J A8 B5 TBTA_CC2_J
SBU1 CC2
C1069 1u_25V_X5R_06 A9 B4 C1070 1u_25V_X5R_06
5VS VBUS VBUS
LDO_3V3 LDO_3V3 PJ28 TBTA_CA2HD_1_N_R A10 B3 TBTA_HD2CA_1_N_R
1 2 TBTA_CA2HD_1_P_R A11 RX1_N TX1_N B2 TBTA_HD2CA_1_P_R
RX1_P TX1_P

CGND
CGND
CGND
CGND
$'&,1  2mm A12 B1
GND GND

B.Schematic Diagrams
R102 R92 $'&,1  Short
VCC5V0_SYS UCF3T-4TN30-0P0B
$OZD\V(QDEOH6LQN

GND1
GND2
GND3
GND4
0_04 *100K_04 5V PCB Footprint = DX07S024JJ2
,&$GGUHVV,QGH[  PJ29 P/N = 6-21-B4KB0-024
ADDIN1 1 2
ADDIN2
2mm
DEFAULT EMR2 0_04
R105

*100K_04
R103

0_04 VCC5V0_SYS
EMI_GND
EMR1 0_04
Sheet 50 of 81
C

C1056 C1055 C1077 C1080 C1078 C1079 U35


C
TPS65987D
22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

A7 G5 TBTA_CC1 C245 220p_50V_NPO_04


B7 PP5V_1 PA_CC1 H5 TBTA_CC2 C1057 220p_50V_NPO_04 D2
C7 PP5V_2 PA_CC2 6 5
D7 PP5V_3 7 4
E7 PP5V_4 H8 TBT_PA_VBUS L1 8 3

Vinafix.com
F7 PP5V_5 PA_VBUS_1 G8 1 2 USB_PP2_ 9 2 USB_PP2_J
PP5V_6 PA_VBUS_2 38 USB_PP2 USB_PN2_J
G7 F8 10 1
H7 PP5V_7 PA_VBUS_3 4 3 USB_PN2_
PP5V_8 38 USB_PN2
E8 PA_GATE_VBUS *WCM2012F2S-161T03-short
PA_GATE_VBUS T37
3.3VA R644 *0_06 H4 D02 ver change foot print MESD0524P2
C1046 VIN_3V3 2020/10/23
VCC3V3_SX_SYS R1000 0_06 D5
10u_6.3V_X5R_06 A4 PA_GATE_VSYS TBTA_CC1 6 5 TBTA_CC1_J
PA_GATE_VSYS T38
D02 ver reserve TBTA_CC2 7 4 TBTA_CC2_J
2020/10/21 ADDIN1 G4 A3 PPHV R665 *10K_04 VA 8 3
ADDIN2 G3 ADCIN1 VSYS 9 2 TBTA_SBU1_J
ADCIN2 48 TBTA_DPSRC_AUX_P TBTA_SBU2_J
B4 10 1
GPIO0_TBT_RESET_N NC_1 R658 48 TBTA_DPSRC_AUX_N
LDO_3V3 C1 TPS65993ADYBGR
G1 GPIO0
48 TBTA_HPD GPIO1 0_04
R94 *0_04 A6 D8 MESD0524P2
40,64,68 SUSC# GPIO2 NC_2
R654 2.2K_04 ACE_I2C_SCL2 R667 *0_04 H6 RX0
R651 2.2K_04 ACE_I2C_SDA2 40,48 SLP_S5# B3 GPIO3 A8 C944 0.33u_6.3V_X5R_02 TBTA_CA2HD_0_N_R
chagne by TI recommand GPIO4 GND1 48 TBTA_CA2HD_0_N
R655 10K_04 ACE_I2C_IRQ2Z C2 B8 C945 0.33u_6.3V_X5R_02 TBTA_CA2HD_0_P_R
2020/08/27 GPIO5 GND2 48 TBTA_CA2HD_0_P
F6 C8
G6 GPIO6 GND3 C942 0.22u_10V_X5R_02 TBTA_HD2CA_0_N_R
B GPIO7 48 TBTA_HD2CA_0_N B
B6 C943 0.22u_10V_X5R_02 TBTA_HD2CA_0_P_R
GPIO8 48 TBTA_HD2CA_0_P
R93 2.2K_04 TBT_I2C_SCL_PD C6 B5
GPIO9 NC_3

1
P/N = 6-24-40001-010

15KV/0.2PF CESD0201UC5VB-M
D29

221K_1%_02 W/TBT
R583

15KV/0.2PF CESD0201UC5VB-M
D28

221K_1%_02 W/TBT
R582

15KV/0.2PF CESD0201UC5VB-M
D27

221K_1%_02 W/TBT
R585

15KV/0.2PF CESD0201UC5VB-M
D26

221K_1%_02 W/TBT
R584
R101 2.2K_04 TBT_I2C_SDA_PD A5 TX0
R652 10K_04 TBTA_I2C_INT NC_4

R84 2.2K_04 I2C_SCL_PD ACE_I2C_SCL2 E1


EC I2C_EC_SCL

W/TBT

W/TBT

W/TBT

W/TBT
R83 2.2K_04 I2C_SDA_PD ACE_I2C_SDA2 F1
R106 10K_04 I2C_SCL_IRQ ACE_I2C_IRQ2Z D1 I2C_EC_SDA 0x20

2
I2C_EC_IRQ#

3.3VA
TBT TBT_I2C_SCL_PD
TBT_I2C_SDA_PD
TBTA_I2C_INT
E2
D2
F2
I2C2s_SCL
I2C2s_SDA 0x38 LD0_3V3
H3 LDO_3V3
48 TBTA_I2C_INT I2C2s_IRQ# H1 LDO_1V5
R997 2.2K_04 I2C_SDA_PDROM I2C_SCL_PD A2 LD0_1V5_1 G2 RX1
R996 2.2K_04 I2C_SCL_PDROM I2C_SDA_PD A1 I2C3m_SCL LD0_1V5_2 C1058 C1047 C941 0.33u_6.3V_X5R_02 TBTA_CA2HD_1_N_R
0x50
2020/8/24 PD ROM I2C_SCL_IRQ
B2
B1
I2C3m_SDA
I2C3m_SDA_1
I2C3m_IRQ#
GND4
H2
10u_6.3V_X5R_06
48
48
TBTA_CA2HD_1_N
TBTA_CA2HD_1_P
10u_6.3V_X5R_06
C940

C38
0.33u_6.3V_X5R_02

0.22u_10V_X5R_02
TBTA_CA2HD_1_P_R

TBTA_HD2CA_1_N_R
48 TBTA_HD2CA_1_N TBTA_HD2CA_1_P_R
C39 0.22u_10V_X5R_02
LDO_3V3 48 TBTA_HD2CA_1_P
TX1

1
P/N = 6-24-40001-010

15KV/0.2PF CESD0201UC5VB-M
D4

221K_1%_02 W/TBT
R2

15KV/0.2PF CESD0201UC5VB-M
D3

221K_1%_02 W/TBT
R1

15KV/0.2PF CESD0201UC5VB-M
D24

221K_1%_02 W/TBT
R580

15KV/0.2PF CESD0201UC5VB-M
D25

221K_1%_02 W/TBT
R581
R640 *0_04

LDO_3V3 LDO_3V3
MTDK5S6R
MTDK5S6R Q9A

W/TBT

W/TBT

W/TBT

W/TBT
R100 R99 R91
S

Q10A
TBT_I2C_SDA 1 6 TBT_I2C_SDA_PD
S

48 TBT_I2C_SDA

2
I2C_SDA_PDROM 1 6 I2C_SDA_PD *10K_04 *10K_04 *10K_04 U34 R90
45 I2C_SDA_PDROM
*10K_04
G

A 1 8 C267 0.1u_6.3V_X5R_02 A
2

A0 VCC
G

3.3VA R68 *10K_04


2

3.3VA 2 7 W P65993
A1 WP
40 ROM_I2C_EN
5

3 6 I2C_SCL_PD
G

A2 SCL
5

R88
G

45 I2C_SCL_PDROM
I2C_SCL_PDROM 4 3 I2C_SCL_PD
48 TBT_I2C_SCL
TBT_I2C_SCL 4 3 TBT_I2C_SCL_PD
R98 R97 R89
4
GND SDA
5 I2C_SDA_PD 0_04 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
S

Title
Q9B
[50] TBT TPS65987D TYPE-C
S

10K_04 10K_04 10K_04 CAT24C256


Q10B MTDK5S6R
PCB Footprint = soic8-3_9mm
MTDK5S6R Size Document Number Rev
R639 *0_04
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 50 of 81


5 4 3 2 1

TPS65987D B - 51
Schematic Diagrams

EC ITE5570
1 2 3 4 5 6 7 8

CCD_EN R835 R836 Voltage


PC50DS-G
IT5570 E7 MAX-Q
PC50DR-G
H 20K_1%_04 220K_1%_04 3V

E5 MAX-Q H 75K_1%_04 220K_1%_04 2.46V


PC50DP-G
E3 MAX-P H 150K_1%_04 220K_1%_04 1.96V
PC50DS
E7 MAX-Q H 200K_1%_04 68K_1%_04 0.83V
PC50DR
E5 MAX-Q H 200K_1%_04 30K_1%_04 0.43V
PC50DP
E3 MAX-P H X 10K_1%_04 0V
A A
PC70DS-G
E7 MAX-Q L 20K_1%_04 220K_1%_04 3V
KBC_AVDD L25
37,68 VCCIO_3P3_PWRGATE PC70DR-G
HCB1005KF-121T20 E5 MAX-Q L 75K_1%_04 220K_1%_04 2.46V
VDD3
. VDD3
PC70DP-G
C718 C1276 C1253 C1277 C1223 KBC-IT5570 E3 MAX-P L 150K_1%_04 220K_1%_04 1.96V
10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 PC70DS
KBC-IT5570 KBC-IT5570 KBC-IT5570 KBC-IT5570 E7 MAX-Q L 200K_1%_04 68K_1%_04 0.83V
KBC-IT5570
C1279 PC70DR
KBC_AGND E5 MAX-Q L 200K_1%_04 30K_1%_04 0.43V
L27 HCB1005KF-121T20 0.1u_6.3V_X5R_02 OPTION (⎗ẍ嬲≽ὅEC㍸ὃ䘬EXECL堐)
KBC-IT5570 㛒⛐EXECL堐ᷕ䘬≇傥⎗ẍ冒埴␥⎵
3.3VS
. 䚖⇵䓐䵈刚⫿橼ẋ堐⎗OPTION PC70DP
E3 MAX-P L X 10K_1%_04 0V
EMI Solution KBC-IT5570 FOR USB CHARGE DET, MULTI FUNCTION PIN

114
121
127
攳 㨇 㗪⇌㕟 㚱 㰺㚱USB CHARGE FUNCTION VDD3

11

26
50
92

74
3
U63A
B.Schematic Diagrams

VDD3

VSTBY
VSTBY
VSTBY
VSTBY
VSTBY
VSTBY(PLL)

GPH7

AVCC
10 VCC 58 KB-SI0 U63B R865
41 LPC_AD0 9 GPM0/EIO0/LAD0 KSI0/STB# 59 KB-SI1 KB-SI0 57
R833 100K_1%_04 100K_04 KBC-IT5570
41 LPC_AD1 8 GPM1/EIO1/LAD1 KSI1/AFD# 60 KB-SI2 KB-SI1 57 MODEL_ID
W/O CHARGER KBC-IT5570 R835 20K_1%_04 VDD3
41 LPC_AD2 7 GPM2/EIO2/LAD2 KSI2/INIT# 61 KB-SI3 KB-SI2 57
R832 100K_1%_04
41 LPC_AD3 13 GPM3/EIO3/LAD3 KSI3/SLIN# 62 KB-SI4 KB-SI3 57 100 AUTO_LOAD_PWR
W/CHERGER R836 220K_1%_04
41 PCLK_KBC 6 GPM4/ESCK/LPCCLK KSI4 63 KB-SI5 KB-SI4 57 KBC_MUTE# 77 5VT/SSCE0#/GPG2 KBC-IT5570
41 LPC_FRAME# 5 GPM5/ECS#/LFRAME# KSI5 64 KB-SI6 KB-SI5 5747 KBC_MUTE# GPJ1/TACH2B
41 SERIRQ GPM6/ALERT#/SERIRQ
LPC KSI6 KB-SI6 57
22 65 KB-SI7 21
45,48,52,53,54,55 BUF_PLT_RST# GPD2/ERST#/LPCRST#/5VT
K/B MATRIX KSI7 KB-SI7 57 58 CCD_EN 78 GPD1/RI2#/5VT IT5570 80
KBC_WRESET# 14 36 KB-SO0 11,41 BL_PWM_EN_EC GPJ2/DAC2/TACH0B DAC4/DCD0#/GPJ4 68 EC_SLP_SUS# 40,62,63
VDD3 R922 100K_04
WRST# KSO0/PD0 37 KB-SO1 KB-SO0 57 ADC2/GPI2 ME_WE 40
C1281 0.1u_6.3V_X5R_02

Sheet 51 of 81
82 KSO1/PD1 38 KB-SO2 KB-SO1 57
KBC-IT5570
40 AC_PRESENT 108 GPE1/EGAD/5VT KSO2/PD2 39 KB-SO3 KB-SO2 57
KBC-IT5570
5,74 AC_IN# 16 GPB0/AC_IN# KSO3/PD3 40 KB-SO4 KB-SO3 57 71
59 LED_ACIN 18 GPC7/RXD/SIN0/PWUREQ#/BBO/SMCLK2ALT KSO4/PD4 41 KB-SO5 KB-SO4 57 46 EC_AMP_EN 72 GPI5/ADC5/DCD1# 96 dGPU_OVERT
59 LED_PWR GPD0/RI1# KSO5/PD5 42 KB-SO6 KB-SO5 57 40,65 SLP_S0# 76 GPI6/ADC6/DSR1# 5VT/ID3/GPH3 97 dGPU_OVERT 33
GPIO

EC ITE5570
KSO6/PD6 43 KB-SO7 KB-SO6 57 59 LED_BAT_FULL GPJ0/TACH2A 5VT/ID4/GPH4 98 WLAN_PWR_EN 54
KSO7/PD7 KB-SO7 57 5VT/ID5/GPH5 LED_BAT_CHG 59
15 44 KB-SO8
41 SMI# 23 GPD4/ECSMI# KSO8/ACK# 45 KB-SO9 KB-SO8 57
39 SCI# GPD3/ECSCI#/5VT KSO9/BUSY 46 KB-SO10 KB-SO9 57 115
B B
IT5570 KSO10/PE
KSO11/ERR#
51
52
KB-SO11
KB-SO12
KB-SO10
KB-SO11
57
57
33,50,56
33,50,56
SMC_VGA_THERM
SMD_VGA_THERM
116
118
GPC1/SMCLK1/5VT
GPC2SMDAT1/5VT KSO16/SMOSI/GPC3
56
57
KB-SO16
KB-SO17 KB-SO16 57
KSO12/SLCT 53 KB-SO13 KB-SO12 57 26,41 DGPU_PWR_EN GPF7/SMDAT2/PECIRQT# KSO17/SMISO/GPC5 KB-SO17 57
KSO13 54 KB-SO14 KB-SO13 57 79
KSO14 55 KB-SO15 KB-SO14 57 24 DAC3/TACH1B/GPJ3 RGBKB-DET# 57
KSO15 KB-SO15 57 57 EC_PWM_LEDKB_P 31 GPA0/PWM0/5VT R243 *4.7K_04
BAT_DET 66 57 EC_PWM_LEDKB_R 32 GPA5/SMDAT5/PWM5/5VT 3.3VS
C740 *47p_25V_NPO_02
51,74 BAT_DET BAT_VOLT 67 GPI0/ADC0 57 EC_PWM_LEDKB_G 34 GPA6/PWM6/SSCK/5VT 48
74 BAT_VOLT 69 GPI1/ADC1 57 EC_PWM_LEDKB_B GPA7/PWM7/RIG1#/5VT TACH1A/TMA1/GPD7 81 VGA_FANSEN 58 KBC-IT5570
2 THERM_VOLT 70 GPI3/ADC3 DAC5/RIG0#/GPJ5 VBATT_BOOST#KBC-IT5570
33
74 TOTAL_CUR GPI4/ADC4
ADC

Vinafix.com
106 VSTBY_FSPI R868 0_04 2
MODEL_ID 73 VSTBY_FSPI VDD3 GPJ7 128 GC6_FB_EN_PCH 26,41,68
GPI7/ADC7/CTS1# 28 GPJ6 PLVDD_RST_EC 11,41
R767,R768 ⎗婧㔜33--100 125 58 CPU_FAN_PWM 29 GPA2/PWM2/5VT
ohm by project SSCE1#/GPG0 NV_POWER_IC_EN 26,65 11 DDS_EC_PWM 30 GPA3/PWM3/5VT R917
58 VGA_FAN_PWM1 GPA4/SMCLK5/PWM4/5VT
R923 47_04 SMC_BAT_EC 19 *10K_04 PIN128劍ᶵ㗗ἧ䓐⢾悐crystal,
26,36,51,65,74 SMC_BAT GPE0/SMCLK4/L80HLAT/BAO/5VT
R924 47_04 SMD_BAT_EC 20 95 1. 劍ᶵ䓐䨢PIN炻暨PULL DOWN,
26,36,51,65,74 SMD_BAT GPE7/SMDAT4/L80LLAT/5VT 5VT/CTX1/SOUT1/SMDAT3/ID2/GPH2 BKL_EN 11 2. 劍䁢GPIO PIN 暨ὅ≇傥PULL UP OR DOWN.
C764 KBC-IT5570
R892 43_1%_04 EC_PECI 117 SMBUS *1000p_50V_X7R_04 IT5570E-128/CX
5 H_PECI GPF6/PECI/SMCLK2 35 EC_RSMRST# EMI枸䔁 KBC-IT5570
KBC-IT5570 C1272 *5p_50V_NPO_04 5VT/RTS1#/GPE5 17
5VT/TXD/SOUT0/LPCPD#/GPE6 SB_KBCRST# 41 CPU_FAN_PWMC762
KBC-IT5570 C763 *47p_25V_NPO_02 KBC-IT5570 0.1u_16V_X5R_02
KBC-IT5570 47 KBC-IT5570
25 TACH0A/GPD6 CPU_FANSEN 58
KBC-IT5570
46 KBC_BEEP GPA1/PWM1/5VT CNVI_DET#
TMRI0/GPC4
120
CNVI_DET# 45,54
Pin 66~73䔞㓡gpio ⎒傥input
124 䃉㱽ouput ᶼ ⢾悐天pull high.
TMRI1/GPC6 PM_PWROK 45
VDD3 VDD3
123
80CLK 85 CTX0/TMA0/GPB2 LAN_WAKEUP# 37,40,54,59 RGBKB-DET# R831 *10K_04
52,53 80CLK 3IN1 87 GPF0/PS2CLK0/CEC/TMB0/5VT PERKB_DET# VBATT_BOOST#
R829 10K_04 R830 100K_04
52,53 3IN1 GPF2/SMCLK0/5VT 126 KBC-IT5570 KBC-IT5570
86 GA20/GPB5 SWI# 39 SMC_BAT
KBC-IT5570 R934 1.5K_04 KBC-IT5570
61 USB_CHARGE_EN 88 GPF1/PS2DAT0/TMB1/5VT SMD_BAT R935 1.5K_04
11,33,41 MUX_CTRL_BIOS GPF3/SMDAT0/5VT BAT_DET R838 10K_1%_04 KBC-IT5570
89 93 NET RGBKB-DET# PERKB_DET# USB_PWR_EN# R827 10K_04 KBC-IT5570
58 TP_CLK 90 GPF4/PS2CLK2/5VT 5VT/CLKRUN#/ID0/GPH0 PM_CLKRUN# 40 SMC_VGA_THERM
58 TP_DATA GPF5/PS2DAT2/5VT
PS/2 R890 4.7K_04 KBC-IT5570
99 SMD_VGA_THERM R891 4.7K_04 KBC-IT5570
5VT/ID6/GPH6 SUSB#_PCH 40 PER-KB L L dGPU_OVERT
94 R826 10K_04 KBC-IT5570
110 5VT/CRX1/SIN1/SMCLK3/ID1/GPH1 SUSC#_PCH 40
KBC-IT5570
C 59 PWR_SW# 109 GPB3/PWRSW ℐ ⼑ L H EC_AMP_EN R837 10K_04 KBC-IT5570 C
11,58,59 LID_SW# GPB1/LID_SW#
ECṢ⒉㬌PIN暨姕⭂䁢High 101 ALSPI_CE# VDD3
FSCE#/GPG3 102 ALSPI_MSI ALSPI_CE# 55
ALSPI_MSI 55

GPG1/DTR1#/SBUSY/ID7
33 FMOSI/GPG4 103 ALSPI_MSO PERKB_ID1# PERKB_ID2# PER-KEY LED CCD_EN R936 100K_04 KBC-IT5570
40 PWR_BTN# GPD5/GINT/CTS0#/5VT FMISO/GPG5 ALSPI_SCLK ALSPI_MSO 55
105 PIN97 PIN72 K/B TYPE KBC-IT5570
FSCK/GPG7 ALSPI_SCLK 55
R925 *100K_04
4 104 LOW LOW USA KEYBOARD

GPC0/CRX0/5VT
40 SUSBC_EN# 119 GPB6/KBRST# VSS VREG3
5 H_PROCHOT_EC# GPG6/DSR0#
KBC-IT5570 112 01/29 LOW HIGH JPN KEYBOARD
R828 0_04 84 VSTBY0 107 BAT_VOLT C1224 1u_6.3V_X5R_02 KBC-IT5570
VCORE

59 USB_PWR_EN# GPE3/EGCLK/5VT BTN#/GPE4 XLP_OUT DD_ON 59,60

AVSS
83 111 C1252
VSS
VSS
VSS
VSS

56 PERKB_DET# GPE2/EGCS#/5VT XLP_OUT/GPB4 XLP_OUT 61


HIGH LOW UK KEYBOARD
0.1u_6.3V_X5R_02 VDD3
IT5570E-128/CX KBC-IT5570
12

1
27
49
91
113
122

75 HIGH HIGH BRA KEYBOARD CNVI_DET# R918 100K_04 KBC-IT5570


KBC-IT5570
R834 R908 *100K_04 KBC-IT5570
C1280 *20mil short-p

0.1u_6.3V_X5R_02
KBC-IT5570
KBC_AGND
KBC_AGND
WLAN_EN D+P_20180925
WLAN_EN 37,54
EC ROM
ALSPI_* = 1.5"~5.8" C1251 VDD3
ALL_SYS_PWRGD 5,11,45,65
0.1u_6.3V_X5R_02
TPM_W
VDD3
1Mbit
U61
ALSPI_MSI R887 33_04 5 8
VDD3 R921 VDD3 TPM_W SI VDD
ALSPI_MSO R849 33_04 2 R848
100K_04 U67 TPM_W SO 3.3K_1%_04

5
KBC-IT5570 74AHC1G08GW ALSPI_CE# R850 0_04 1 3 FDIO2 TPM_W
VDD3 R907 1 KBC-IT5570 TPM_W CE# WP#
BAV99: 6-06-00099-011
4 6 R889
D

D C 2 RSMRST# 40 ALSPI_SCLK R888 SCK D


100K_04 33_04 3.3K_1%_04
AC KBC-IT5570 2SK3018S3 TPM_W 4 7 FDIO3 TPM_W
26,36,51,65,74 SMC_BAT Zener Diode-->5V or 6V VSS HOLD#
D41 A G Q60 R920

3
26 NV_EN_DOWN
BAV99 RECTIFIER KBC-IT5570 GD25D10BTIGR KBC-IT5570
9V~19V 100K_04
C

C D40 KBC-IT5570 PCB Footprint = M-SO8 KBC-IT5570


KBC-IT5570 KBC-IT5570 EC_RSMRST#
AC C A R915 90.9K_1%_04 B Q63 KBC-IT5570 KBC-IT5570 TPM_W KBC-IT5570
26,36,51,65,74 SMD_BAT A VIN
D42 KBC-IT5570 BTN3904 KBC-IT5570 KBC-IT5570
BAV99 RECTIFIER MMSZ5231BS C1275 M-SOT23-CBE
E

C
KBC-IT5570 KBC-IT5570 KBC-IT5570 R277
AC R916
*0.1u_25V_X5R_04 10K_04
51,74 BAT_DET A
D38 KBC-IT5570 20K_1%_04
BAV99 RECTIFIER
KBC-IT5570 KBC-IT5570
KBC-IT5570 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
⼭㇨䓐暣㰈婧㔜℞ῤ Title
3ᷚ R99 90.9K, R98 20K RSMRST# PCH & EC ⎒暨PULL DOWNᶨ怲,㑯1 [51] EC ITE5570
Size Document Number Rev
Custom PC50
6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 51 of 81


1 2 3 4 5 6 7 8

B - 52 EC ITE5570
Schematic Diagrams

M.2 PCIE4X SSD1


5 4 3 2 1

NGFF_M (M2) SSD_1 (PCIE 4X)


RTD3 POWER
R349 *0_04

(M2) SSD_1
D D
3.3V
U13 D01A ᶲẞ
74AHC1G08GW
5

1
M.2_SSD1_RESET# BUF_PLT_RST# 45,48,51,53,54,55
4
2 R294 0_04
M.2_PLT_RST_CNTRL1# 45
R317
*100K_04 (M2) SSD_1
3

(M2) SSD_1
(M2) SSD_1
GND GND

B.Schematic Diagrams
NGFF M2 SSD POWR 军⮹暨天3A(120mil)

C C
3.3VS

Sheet 52 of 81
VDD3 PJ13 M2_SSD1_3.3VS
*OPEN_2A 120 MIL
>120 mil M2_SSD1_3.3VS 2 1
PCIE_SATA_0 R377 J_SSD1 C822 C821 C823

M.2 PCIE4X SSD1


H: PCIe C1320 U16 (M2) SSD_1 C834 C833
100K_04 75 (M2) SSD_1 5 1

22u_6.3V_X5R_06
0.1u_6.3V_X5R_02
*0.1u_6.3V_X5R_02
L: SATA 73 GND13 74 IN OUT
0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
71 GND12 3.3V8 72 2
(M2) SSD_1 GND11 3.3V7 GND
69 70 (M2) SSD_1
39 M.2_SSD1_PEDET PEDET(NC-PCIe/GND-SATA) 3.3V6
67 68 3.3V R381 *10K_04 4 3 (M2) SSD_1 (M2) SSD_1
NC18 SUSCLK(32Khz)(O) EN OCB
R350 0_04 SY6288E1AAC
39 SATA_M2_PWR_EN1
M KEY (M2) SSD_1
(M2) SSD_1 (M2) SSD_1
(M2) SSD_1
<FUNCTION>
57 58 GND GND GND
GND10 NC17

Vinafix.com
42 CLK_SRC12_SSD1 55 56
53 REFCLKP NC16 54 R378 10K_04
42 CLK_SRC12_SSD1# REFCLKN PEWake#(IO) 3.3VS
51 52 CLK_REQ12_SSD1# 42
C804 0.22u_10V_X5R_04 49 GND9 CLKREQ#(IO) 50 M.2_SSD1_RESET#
(M2) SSD_1
39 PCIE_TXP12_SATA1A_SSD PETp0/SATA-A+ PERST#(O)
C805 0.22u_10V_X5R_04 47 48
39 PCIE_TXN12_SATA1A_SSD PETn0/SATA-A- NC15
(M2) SSD_1 45 46
M.2 SSD(SATA/PCIE) 39 PCIE_RXN12_SATA1A_SSD (M2) SSD_1 43 GND8
PERp0/SATA-B-
NC14
NC13
44
>120 mil
41 42
39 PCIE_RXP12_SATA1A_SSD PERn0/SATA-B+ NC12
39 40
C806 0.22u_10V_X5R_04 37 GND7 NC11 38 R379 *0_04
39 PCIE_TXP11_SATA0A_SSD PETp1 DEVSLP(O) M2_P1_SATA_DEVSLP 41
C807 0.22u_10V_X5R_04 35 36 R380 *20mil short-p VDD3
39 PCIE_TXN11_SATA0A_SSD PETn1 NC10
(M2) SSD_1 33 34 R423 *20mil short-p
B GND6 NC9 3IN1 51,53 B
39 PCIE_RXP11_SATA0A_SSD (M2) SSD_1 31 32 R424 *20mil short-p
PERp1 NC8 80CLK 51,53
29 30
39 PCIE_RXN11_SATA0A_SSD PERn1 NC7
27 28
C1288 0.22u_10V_X5R_04 25 GND5 NC6 26
39 PCIE_TXP10_TXP_SSD PETp2 NC5 M2_SSD1_3.3VS
C1287 0.22u_10V_X5R_04 23 24
39 PCIE_TXN10_TXN_SSD PETn2 NC4
(M2) SSD_1 21 22 C846
(M2) SSD_1 19 GND4 NC3 20
39 PCIE_RXP10_RXP_SSD PERp2 NC2
17 18 0.1u_6.3V_X5R_02
39 PCIE_RXN10_RXN_SSD PERn2 3.3V5
15 16
GND3 3.3V4 (M2) SSD_1
C1298 0.22u_10V_X5R_04 13 14
39 PCIE_TXP9_TXP_SSD PETp3 3.3V3
C1297 0.22u_10V_X5R_04 11 12 GND
39 PCIE_TXN9_TXN_SSD PETn3 3.3V2
(M2) SSD_1 9 10
GND2 DAS/DSS#(I)(OD) M2M_SSD1_LED# 59
(M2) SSD_1 7 8
39 PCIE_RXP9_RXP_SSD PERp3 NC1
5 6
39 PCIE_RXN9_RXN_SSD
3 PERn3
GND1
NC0
3.3V1
4 80 mils M2_SSD1_3.3VS
1 2
GND0 3.3V0
close to J_SSD1 conn C832 C847 C848
NFSM0-S6701-TP40
P/N = 6-21-84K70-075 *0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 22u_6.3V_X5R_06
GND PCB Footprint = NXSM0-S67XX-XX40
(M2) SSD_1 (M2) SSD_1 (M2) SSD_1
PCB Footprint婳䡢娵㨇㥳ἧ䓐䘬Connector
(M2) SSD_1
GND GND GND

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[52] M.2 PCIEX4 SSD1
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 52 of 81

5 4 3 2 1

M.2 PCIE4X SSD1 B - 53


Schematic Diagrams

M.2 PCIE4X SSD2


5 4 3 2 1

NGFF_M (M2) SSD_2 (PCIE 4X)

R426 *0_04
NGFF M2 SSD POWR 军⮹暨天3A(120mil)
D (M2) SSD_2 D

3.3V
U14 VDD3 M2_SSD2_3.3VS
74AHC1G08GW Del PJ46 120 MIL

5
to solve produce problem
1 2020/10/27
M.2_SSD2_RESET# BUF_PLT_RST# 45,48,51,52,54,55
4 C1319 U71 C1309 C1308
2 R384 0_04 5 1
M.2_PLT_RST_CNTRL2# 45 IN OUT
R427 (M2) SSD_2 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
*100K_04 (M2) SSD_2 2

3
(M2) SSD_2 GND
3.3V R989 *10K_04 4 3 (M2) SSD_2 (M2) SSD_2
(M2) SSD_2 EN OCB
GND (M2) SSD_2 GND R990 0_04 SY6288E1AAC
B.Schematic Diagrams

39 SATA_M2_PW R_EN2
(M2) SSD_2
(M2) SSD_1

3.3VS

Sheet 53 of 81 R382 J_SSD2


>120
C860
mil
C849 C859
M2_SSD2_3.3VS

M.2 PCIE4X SSD2 *100K_04 75

22u_6.3V_X5R_06
0.1u_6.3V_X5R_02
*0.1u_6.3V_X5R_02
73 GND13 74
C 71 GND12 3.3V8 72 C
(M2) SSD_2 GND11 3.3V7
69 70
39 M.2_SSD2_PEDET PEDET(NC-PCIe/GND-SATA) 3.3V6
67 68
NC18 SUSCLK(32Khz)(O)

M KEY (M2) SSD_2


(M2) SSD_2
(M2) SSD_2
57 58 GND GND GND

Vinafix.com
55 GND10 NC17 56
42 CLK_OUT11_SSD2 REFCLKP NC16
53 54 R383 10K_04 3.3VS
42 CLK_OUT11_SSD2# REFCLKN PEWake#(IO)
51 52 CLK_REQ11_SSD2# 42
C1296 0.22u_10V_X5R_04 49 GND9 CLKREQ#(IO) 50 M.2_SSD2_RESET#
38 PCIE_TXP21_SSD (M2) SSD_2
C1295 0.22u_10V_X5R_04 47 PETp0/SATA-A+ PERST#(O) 48
38 PCIE_TXN21_SSD PETn0/SATA-A- NC15
(M2) SSD_2 45 46
43 GND8 NC14 44
(M2) SSD_2
38
38
PCIE_RXP21_SSD
PCIE_RXN21_SSD
41
39
PERp0/SATA-B-
PERn0/SATA-B+
NC13
NC12
42
40
>120Tommy
mil0413
C1294 0.22u_10V_X5R_04 37 GND7 NC11 38 R428 0_04
38 PCIE_TXP22_SSD PETp1 DEVSLP(O) M2_P4_SATA_DEVSLP 41
C1293 0.22u_10V_X5R_04 35 36 R425 *20mil short-p VDD3
38 PCIE_TXN22_SSD PETn1 NC10
(M2) SSD_2 33 34 R429 *20mil short-p
GND6 NC9 3IN1 51,52
(M2) SSD_2 31 32 R430 *20mil short-p
38 PCIE_RXP22_SSD PERp1 NC8 80CLK 51,52
29 30
M.2 SSD(PCIE) 38 PCIE_RXN22_SSD
C1292 0.22u_10V_X5R_04
27
25
PERn1
GND5
NC7
NC6
28
26
38 PCIE_TXP23_SSD PETp2 NC5 M2_SSD2_3.3VS
D02C CHANGE PORT C1291 0.22u_10V_X5R_04 23 24
38 PCIE_TXN23_SSD PETn2 NC4
(M2) SSD_2 21 22 C1310
19 GND4 NC3 20
38 PCIE_RXP23_SSD (M2) SSD_2
17 PERp2 NC2 18 0.1u_6.3V_X5R_02
38 PCIE_RXN23_SSD PERn2 3.3V5
15 16
B GND3 3.3V4 (M2) SSD_2 B
C1290 0.22u_10V_X5R_04 13 14
38 PCIE_TXP24_SSD PETp3 3.3V3
C1289 0.22u_10V_X5R_04 11 12 GND
38 PCIE_TXN24_SSD PETn3 3.3V2
(M2) SSD_2 9 10
GND2 DAS/DSS#(I)(OD) M2M_SSD2_LED# 59
(M2) SSD_2 7 8
38 PCIE_RXP24_SSD PERp3 NC1
5 6
38 PCIE_RXN24_SSD
3
1
PERn3
GND1
NC0
3.3V1
4
2
80 mils M2_SSD2_3.3VS
close to J_SSD2 conn GND0 3.3V0

NFSM0-S6701-TP40 C1303 C1304 C1307


P/N = 6-21-84K70-075
GND PCB Footprint = NXSM0-S67XX-XX40 *0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 22u_6.3V_X5R_06
Footprint婳䡢娵㨇㥳ἧ䓐䘬Connector
PCB SSD_2
(M2) (M2) SSD_2 (M2) SSD_2 (M2) SSD_2
GND GND GND

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[53] M.2 PCIEX4 SSD2
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 53 of 81


5 4 3 2 1

B - 54 M.2 PCIE4X SSD2


Schematic Diagrams

M.2 WLAN+BT
5 4 3 2 1

WLAN+BT/CNVi
The Hybrid M.2 E-Key is used for: ⤪WLAN_3.3V 2A⎗䓐ẍᶳ㕁
1. CNVi RF(Jefferson Peak) M: G5243A ---- 6-02-05243-9C0
2. Discrete WiFi (PCIe v2.1 Gen1) S: AP2821KTR-G1 6-02-02821-9C0
3. Discrete WiGig (PCIe v2.1 Gen2)
4. CNVi+WiGig combo(Cedar Peak)
5. Qualcomm WiGig/WLAN/BT
D combo(Sparrow) on Cannon Lake, D
Coffee Lake, and Gemini Lake VDD3 W LAN_3.3V
platform. U28
VDD3
>120 mil >120 mil W LAN_3.3V
4 1
5 VIN VOUT
C862 VIN

R1001 1u_6.3V_X5R_02 3 2 C896


D02 ver add WLAN WAKE EN GND C879
*100K_04
2020/10/21 W LAN/CNVi W LAN/CNVi UP7553PMA5-25 0.1u_6.3V_X5R_02 22u_6.3V_X5R_06

PIN 72, 74

PIN 72, 74
W LAN/CNVi AP2821KTR-G1 W LAN/CNVi W LAN/CNVi W LAN/CNVi
51 W LAN_PW R_EN P/N = 6-02-02821-9C0
D47 *RB751S-40H

B.Schematic Diagrams
37,40,51,59 LAN_W AKEUP# A C W LAN/CNVi
TO EC D46 RB751S-40H
40,48,59 PCIE_W AKE# A C PEW AKE
TO PCH LAYOUT NEAR PIN72,74
J_W LAN1
>40 mil

Sheet 54 of 81
75 74
W T_CLKP GND13 3.3V3 W LAN_3.3V
PCH䪗暨PU 37 CNVI_W T_CLKP
73
WT_CLKP 3.3V2
72
W T_CLKN 71 70
CFL-S 1K CNVi 37 CNVI_W T_CLKN 69 WT_CLKN PEWAKE1_N 68
CFL-H 4.7K GND12 CLKREQ1_N

M.2 WLAN+BT
W T_D0P 67 66 PCH䪗暨10K PD
CNLU 10K 37 CNVI_W T_D0P W T_D0N WT_D0P PERST1_N CLKIN_XTAL_LCP_R R525
65 64 *0_04
WHLU 4.7K 37 CNVI_W T_D0N
63 WT_D0N REFCLK0 62
CLKIN_XTAL_LCP 42
GLK 100K W T_D1P 61 GND11 NEW PART IRQ_N(I) 60 W LAN/CNVi
ICL-U 200K 37 CNVI_W T_D1P W T_D1N WT_D1P I2C CLK(O) BUF_PLT_RST#
59 58 R551 100K_04
CMLU 4.7K 37 CNVI_W T_D1N WT_D1N I2C DATA(IO) W LAN_EN
C 57 56 R508 0_04 CLOSE TO M.2 C
CML-S 10K GND10 W_DISABLE1_N(O) BT_EN W LAN_EN 37,51
40 W LAN_W AKEUP# R464 0_04 PEW AKE 55 54 W LAN/CNVi
PEWAKE0_N W_DISABLE2_N(O) BUF_PLT_RST# BT_EN 37 W LAN_3.3V
W LAN/CNVi 53 52 W LAN/CNVi
PCH䪗暨PU 42 W LAN_CLKREQ#
51 CLKREQ0_N PERST0_N(O) 50 32KHz
BUF_PLT_RST# 45,48,51,52,53,55
CFL-S 10K GND9 SUSCLK(32Khz)(O) SUS_CLK 40 W LAN_EN
49 48 R526 *33_04 R553 *10K_04
CFL-H 10K 42 CLK_PCIE_W LAN# REFCLKN0 COEX1_TXD(I/O)1.8V CNVI_MFUART2_RXD 45

Vinafix.com
47 46 R527 *33_04 CLOSE TO M.2
CNLU 10K 42 CLK_PCIE_W LAN REFCLKP0 COEX2_RXD(I/O)1.8V CNVI_MFUART2_TXD 45
45 44 R506 *33_04 W LAN/CNVi
GND8 COEX3(I/O)1.8V CNVI_GNSS_PA_BLANKING 37 BT_EN
WHLU 10K 39 PCIE_RXN16_W LAN
43 42 R468 *0_04
CL_CLK1 39
R552 *10K_04
41 PERN0 CLINK_CLK 40 R507 *0_04 CLOSE TO M.2
GLK 100K 39 PCIE_RXP16_W LAN PERP0 CLINK_DATA CL_DATA1 39
ICL-U 10K 39 38 R467 *0_04 W LAN/CNVi
GND7 CLINK_RESET CL_RST#1 39
CMLU 10K C1273 0.1u_10V_X7R_04 PCIE_TXN16_W LAN_R 37 36 CNVI_BRI_DT_R R361 22_04
39 PCIE_TXN16_W LAN PETN0 UART_RTS/BRI_DT CNVI_BRI_DT 37
CML-S 10K C1274 0.1u_10V_X7R_04 PCIE_TXP16_W LAN_R 35 34 CNVI_RGI_RSP_R R466 22_04 CLOSE TO PCH
39 PCIE_TXP16_W LAN PETP0 UART_CTS/RGI_RSP CNVI_RGI_DT_R CNVI_RGI_RSP 37 CNVI_W AKE#
W LAN/CNVi 33 32 CLOSE TO M.2 R334 22_04 R365 *4.7K_04
GND6 UART_TX/RGI_DT D02 ver R361, R334 Change to 22ohm CLOSE TO PCH CNVI_RGI_DT 37
WLAN W LAN/CNVi
0704 㬌PIN⎗ᶵ㍍, PCIE TX AC CAP NEAR CONN 2020/10/20 W LAN/CNVi W LAN/CNVi W LAN/CNVi
ㆾ䔁暣旣㕟攳 W LAN/CNVi W LAN/CNVi
WLAN ᶵ SUPPORT E KEY CLOSE TO M.2 W LAN/CNVi W LAN/CNVi
WAKE UP FUNCTION CNVI_BRI_RSP_R R413
37 CNVI_W R_CLKP 23 22 22_04 W LAN/CNVi
WGR_CLKP UART_RX/BRI_RSP CNVI_BRI_RSP 37
37 CNVI_W R_CLKN 21 20 R415 *0_04 W LAN/CNVi
WGR_CLKN UART_WAKE_N CNVI_W AKE# 40
19 18 W LAN/CNVi W LAN/CNVi
GND5 GND4 CNVI_CLKREQ 40 1.8VA
37 CNVI_W R_D0P 17 16 W LAN/CNVi
15 WGR_D0P LED2_N(OD) 14 R364 *71.5K_1%_04
CNVi 37 CNVI_W R_D0N
CNVI_DET# 13 WGR_D0N PCM_OUT/CLKREQ0 12
45,51 CNVI_DET# GND3 PCM_IN
11 10 W LAN/CNVi CNVI_BRI_DT_R R465 4.7K_04
37 CNVI_W R_D1P WGR_D1P PCM_SYNC/LCP_RSTN CNVI_RST# 40
37 CNVI_W R_D1N 9 8 CLOSE TO M.2
7 WGR_D1N PCM_CLK 6 R363 75K_04 W LAN/CNVi
5 GND2 LED1_N(OD) 4 CLOSE TO PCH
38 USB_PN14_BT USB_DN 3.3V1
BLUETOOTH 3 2 >40 mil
38 USB_PP14_BT USB_DP 3.3V0 W LAN_3.3V W LAN/CNVi
1
B GND1 B
CNVi M.2 E KEY BT㍍USB 2.0 PORT Hybrid M.2 KEY-E 2230 C789 C778
CFL-S USB2.0 PORT-14

22u_6.3V_X5R_06

0.1u_6.3V_X5R_02
CFL-H USB2.0 PORT-14 NFSE0-S6701-TP40
CNLU USB2.0 PORT-10 W LAN/CNVi
CNVI_RGI_DT_R R414 20K_04
WHLU USB2.0 PORT-10 CLOSE TO M.2
GLK USB2.0 PORT-2
PIN 2, 4

PIN 2, 4
W LAN/CNVi
ICL-U USB2.0 PORT-10
CMLU USB2.0 PORT-10
CML-S USB2.0 PORT-14
USB 暨婳BIOS姕⭂䁢XHCI W LAN/CNVi W LAN/CNVi

ᶵ⎗䓐USB3.0 port妲嘇㚫忈ㆸ BT Power Management Issue. CLOSE TO CONN.


VDD3
CNVI_RGI_RSP R937 *20K_04
W LAN_EN CLOSE TO PCH
CNVI_DET# R528 *100K_04 BT_EN W LAN/CNVi
W LAN_PW R_EN
D02 ver change to 100K W LAN/CNVi W LAN_3.3V
2020/10/20

H21 These TEST PAD put together in BOT side


*H6_0B4_7D3_7

CNVI_BRI_RSP R945 *10K_04


CLOSE TO PCH
W LAN/CNVi

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[54] M.2 WLAN+BT炻CNVI
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 54 of 81


5 4 3 2 1

M.2 WLAN+BT B - 55
Schematic Diagrams

TPM, Screw
5 4 3 2 1

SLB9670 & Z32H330TC COLAY


VDD_TPM R566 0_04 3.3VA
R569 TPM *0_04 VDD3
R567
4.7K_04 TPM
TPM

D U22 D
TPM_GPIO 6 1
GPIO0 VDD 8 C878 C877 VDD_TPM
R568 4.7K_04 TPM_PP 7 VDD 22 R401 0_04 VDD_TPM C895
TPM PP VDD TPM 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 1u_6.3V_X5R_02
17 23 C835 TPM TPM TPM
45,48,51,52,53,54 BUF_PLT_RST# RST# VSS_3 R461
TPM GPIO
40 TPM_PIRQ# 18 3 0.1u_6.3V_X5R_02 10K_04 H: W / TPM (ᶲ R461)
PIRQ# NC_1 4 TPM W / TPM
R459 56_04 19 NC_2 5
L: W/O TPM (ᶲ R462)
37 HSPI_SCLK SPI_CLK NC_3 10
NC_4 TPM_DET 45
R458 0_04 20 11
37 SPI0_CS2# SPI_CS# NC_5 12 R462
R457 56_04 21 NC_6 13
B.Schematic Diagrams

37 HSPI_MSI SPI_MOSI NC_7 100K_04


14 R524 0_04 VDD_TPM W /O TPM
R456 56_04 24 NC_8 15 TPM
37 HSPI_MSO SPI_MISO NC_9 16 C861 W TPM N.C
NC_A
TPM NC_B
25
26 0.1u_6.3V_X5R_02
W/o TPM 75 Ohm
TPM NC_C 27
VDD_TPM R403 20K_04 TPM 2 NC_D 28 TPM
TPM 9 VSS_1 NC_E 29 Close to TPM
Sheet 55 of 81
32 VSS_2 NC_F 30 W /O TPM
TPM
R460 10K_04 33 VSS_4 NC_G 31 HSPI_SCLK R404 75_04
GND NC_H ALSPI_SCLK 51
W /O TPM
TPM SLB9670VQ F/W 7.85 HSPI_CE# R405 0_04

TPM, Screw
37 HSPI_CE# ALSPI_CE# 51
W /O TPM
TPM HSPI_MSI R402 75_04
ALSPI_MSI 51
W /O TPM
C HSPI_MSO R400 75_04 C
ALSPI_MSO 51

Vinafix.com
SCREW

K/B ⫼⼹
H7 H13
*H10_5D6_5 *H9_0D2_3 H11 H6 H10 H5 H9 H8 H17 H14
*H6_0B4_9D3_9 *H6_0B4_9D3_9 *H6_0B4_9D3_9 *H6_0B4_4D3_9 *H6_0B4_9D3_9 *H6_0B4_9D3_9 *H11_5B10_0D6_0 *H11_5B10_0D4_2

B B

H18
2 H19
H12 H20 5 2
*H10_0D4_2 *H5_5D2_3 3 1 5
4 3 1
4
*MTH7_0D2_8
*MTH7_0D2_8

H4 H3
*H10_0D6_0 *H10_0D6_0

H16 H2
M16 M2 M15 M6 *C111D111N *C111D111N
*M-MARK *M-MARK *M-MARK *M-MARK

A A

H15 H1
M5
*M-MARK
M3
*M-MARK
M1
*M-MARK
M4
*M-MARK
*C111D111N *C111D111N
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[55] TPM,SCREW
Size Document Number Rev

A3
PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 55 of 81


5 4 3 2 1

B - 56 TPM, Screw
Schematic Diagrams

Per Key LED KB


5 4 3 2 1

PER KEY LED KEYBOARD

GSW7
GSW6
GSW5
GSW4
GSW3
GSW2
GSW1
GSW0
3.3VS

C892 C870 C850


Thermal Pad must

10u_6.3V_X5R_06

0.1u_6.3V_X5R_02

0.1u_6.3V_X5R_02
has 9 vias

49
48
47
46
45
44
43
42
41
40
39
38
37
PER-KEY U25 IT8295FN-56A/BX
PER-KEY

PGND

PWM15/GSW7/TACH1/GPB7
PWM14/GSW6/TACH0/GPB6

PWM9/GSW1/GPB1
PWM8/GSW0/GPB0

SSCE1#/PWM7/GPA7
PWM13/GSW5/GPB5
PWM12/GSW4/GPB4
PWM11/GSW3/GPB3
PWM10/GSW2/GPB2

VSTBY33
VSS

VSS
PER-KEY

1 36
33,50,51 SMC_VGA_THERM SMCLK0/GPC0 SMOSI1/PW M6/GPA6
2 35
D 33,50,51 SMD_VGA_THERM SMDAT0/GPC1 SSCK1/PW M5/GPA5 D
3 34
R519 *0402_short-p 4 SMCLK1/GPC2 GLK1/SMISO1/PW M4/GPA4 33 LE_MBI
R518 *0402_short-p 5 SMDAT1/GPC3 SSCE0#/PWM3/GPA3 32 SDI0_MBI
6 TXD/GPC4 SMOSI0/PW M2/GPA2 31 DCLK_MBI
7 RXD/GPC5 SSCK0/PW M1/GPA1 30 GCLK_MBI
VCOREB2 8 VSTBY33 GLK0/SMISO0/PW M0/GPA0 29 3.3VS
WRST# 9 VCOREB2 VSTBY33 28
10 WRST# IT8295FN GPD0 27
VSS VSTBY33
C871 C869 11
12 GPE0 QFN-48 GPG0
26
25
C873 C872
GPE1 GPF7

0.1u_6.3V_X5R_02

0.1u_6.3V_X5R_02

0.1u_6.3V_X5R_02

0.1u_6.3V_X5R_02
R559

VSTBY33
VCOREB
10K_04

GPE2
GPE3
GPE4
GPE5
GPF4

GPF5
GPF6
VSS
DM
DP
PER-KEY
PER-KEY 3.3VS

13
14
15
16
17
18
19
20
21
22
23
24
PER-KEY
PER-KEY
PER-KEY PER-KEY
VCOREB
56 PERKB_ID1#
C891
56 PERKB_ID2#
GSW0_R GSW4_R

0.1u_6.3V_X5R_02

B.Schematic Diagrams
USB_PP5 38

3
PER-KEY D D PER-KEY
USB_PN5 38
PER-KEY PER-KEY
T32 PER-KEY G 5 GSW0 G 5 GSW4 PER-KEY
PER-KEY Q21B S Q19B S PER-KEY

4
MTDK3S6R GSW1_R MTDK3S6R GSW5_R

6
D D
5VS 5VS 5VS 3.3VS
PER-KEY G 2 GSW1 G 2 GSW5
OUTR0 1 8 RN24 OUTG0 1 8 RN19 OUTB0 1 8 RN16 DCLK_MBI R547 1.5K_04 PER-KEY Q21A S Q19A S

1
OUTR1 2 7 100K_8P4R_04 OUTG1 2 7 100K_8P4R_04 OUTB1 2 7 100K_8P4R_04 MTDK3S6R GSW2_R MTDK3S6R GSW6_R

3
OUTR2 3 6 OUTG2 3 6 OUTB2 3 6 GCLK_MBI R546 1.5K_04 PER-KEY D D

Sheet 56 of 81
OUTR3 4 5 OUTG3 4 5 OUTB3 4 5
OUTR4 1 8 RN21 OUTG4 1 8 RN18 OUTB4 1 8 RN15 LE_MBI R549 1.5K_04 PER-KEY G 5 GSW2 G 5 GSW6
OUTR5 2 7 100K_8P4R_04 OUTG5 2 7 100K_8P4R_04 OUTB5 2 7 100K_8P4R_04 Q20B S Q18B S

4
OUTR6 3 6 OUTG6 3 6 OUTB6 3 6 SDI0_MBI R548 1.5K_04 PER-KEY MTDK3S6R GSW3_R MTDK3S6R GSW7_R

6
OUTR7 4 5 OUTG7 4 5 OUTB7 4 5 D D
OUTR8 1 8 RN20 OUTG8 1 8 RN22 OUTB8 1 8 RN14 SDI1_MBI R564 12K_04 PER-KEY

Per Key LED KB


OUTR9 2 7 100K_8P4R_04 OUTG9 2 7 100K_8P4R_04 OUTB9 2 7 100K_8P4R_04 G 2 GSW3 G 2 GSW7
OUTR10 3 6 OUTG10 3 6 OUTB10 3 6 SDI2_MBI R561 12K_04 PER-KEY Q20A S Q18A S

1
OUTR11 4 5 OUTG11 4 5 OUTB11 4 5 MTDK3S6R MTDK3S6R
OUTR12 1 8 RN23 OUTG12 1 8 RN17 OUTB12 1 8 RN13
C C
OUTR13 2 7 100K_8P4R_04 OUTG13 2 7 100K_8P4R_04 OUTB13 2 7 100K_8P4R_04
OUTR14 3 6 OUTG14 3 6 OUTB14 3 6
OUTR15 4 5 OUTG15 4 5 OUTB15 4 5

PER-KEY PER-KEY PER-KEY


PER-KEY PER-KEY PER-KEY
PER-KEY 3.3VS PER-KEY PER-KEY
PER-KEY PER-KEY PER-KEY

DCLK_MBI

Vinafix.com
GCLK length < 2 inch 22_8P4R_04
GCLK_MBI OUTR0 4 5 RN12 LED_R0 OUTB3 1 8 RN4 LED_B3
PER-KEY OUTR1 3 6 22_8P4R_04 LED_R1 OUTB2 2 7 LED_B2
LE_MBI OUTR2 2 7 LED_R2 OUTB1 3 6 LED_B1
OUTR3 1 8 LED_R3 PER-KEY OUTB0 4 5 LED_B0
SDI0_MBI SDI1_MBI SDI2_MBI OUTR4 4 5 RN11 LED_R4 OUTB4 4 5 RN3 LED_B4
PER-KEY OUTR5 3 6 22_8P4R_04 LED_R5 PER-KEY OUTB5 3 6 22_8P4R_04 LED_B5
R-EXT0_MBI R-EXT1_MBI R-EXT2_MBI OUTR6 2 7 LED_R6 OUTB6 2 7 LED_B6
OUTR7 1 8 LED_R7 OUTB7 1 8 LED_B7
OUTR8 4 5 RN10 LED_R8 OUTB8 4 5 RN2 LED_B8
C894 R565 C893 R563 C874 R560 PER-KEY OUTR9 3 6 22_8P4R_04 LED_R9 PER-KEY OUTB9 3 6 22_8P4R_04 LED_B9
OUTR10 2 7 LED_R10 OUTB10 2 7 LED_B10
24
23
22
21
20
19

24
23
22
21
20
19

24
23
22
21
20
19
0.1u_6.3V_X5R_02 1K_1%_04 0.1u_6.3V_X5R_02 806_1%_04 0.1u_6.3V_X5R_02 680_1%_04 OUTR11 1 8 LED_R11 OUTB11 1 8 LED_B11
PER-KEY OUTR12 4 5 RN9 LED_R12 OUTB12 4 5 RN1 LED_B12
R-EXT

SDO

R-EXT

SDO

R-EXT

SDO
VDD

VDD
DCLK
SDI

GCLK

DCLK
SDI

GCLK

DCLK
SDI
VDD

GCLK
PER-KEY PER-KEY PER-KEY PER-KEY PER-KEY OUTR13 3 6 22_8P4R_04 LED_R13 PER-KEY OUTB13 3 6 22_8P4R_04 LED_B13
OUTR14 2 7 LED_R14 OUTB14 2 7 LED_B14
1 18 OUTR15 1 18 OUTG15 1 18 OUTB15 PER-KEY OUTR15 1 8 LED_R15 OUTB15 1 8 LED_B15
OUTR0 2 LE OUT15 17 OUTR14 OUTG0 2 LE OUT15 17 OUTG14 OUTB0 2 LE OUT15 17 OUTB14
OUT0
OUTR1 3
OUT1 MBIA045OUT14
OUT13
16 OUTR13 OUTG1 3 OUT0
OUT1 MBIA045OUT14
OUT13
16 OUTG13 OUTB1 3 OUT0
OUT1 MBIA045 OUT14
OUT13
16 OUTB13 OUTG0 4 5 RN8 LED_G0
OUTR2 4 15 OUTR12 OUTG2 4 15 OUTG12 OUTB2 4 15 OUTB12 PER-KEY OUTG1 3 6 22_8P4R_04 LED_G1
OUTR3 5 OUT2 QFN-24 OUT12 14 OUTR11 OUTG3 5 OUT2 QFN-24 OUT12 14 OUTG11 OUTB3 5 OUT2 QFN-24 OUT12 14 OUTB11 OUTG2 2 7 LED_G2
OUTR4 6 OUT3 OUT11 13 OUTR10 OUTG4 6 OUT3 OUT11 13 OUTG10 OUTB4 6 OUT3 OUT11 13 OUTB10 OUTG3 1 8 LED_G3
OUT4 OUT10 OUT4 OUT10 OUT4 OUT10 PER-KEY OUTG4 4 5 RN7 LED_G4
PGND

PGND

PGND
22_8P4R_04 LED_G5
OUT5
OUT6
OUT7

OUT8
OUT9

OUT5
OUT6
OUT7

OUT8
OUT9

OUT5
OUT6
OUT7

OUT8
OUT9
OUTG5 3 6
GND

GND

GND
OUTG6 2 7 LED_G6
OUTG7 1 8 LED_G7
U27 U26 U21 PER-KEY OUTG8 4 5 RN6 LED_G8
7
8
9
10
25
11
12

7
8
9
10
25
11
12

7
8
9
10
25
11
12
MBIA045GFN-A MBIA045GFN-A MBIA045GFN-A OUTG9 3 6 22_8P4R_04 LED_G9
PER-KEY Thermal Pad must PER-KEY Thermal Pad must PER-KEY Thermal Pad must OUTG10 2 7 LED_G10
OUTG11 1 8 LED_G11
has 5 vias has 5 vias has 5 vias
OUTG5
OUTG6
OUTG7

OUTG8
OUTG9
OUTR5
OUTR6
OUTR7

OUTR8
OUTR9

OUTB5
OUTB6
OUTB7

OUTB8
OUTB9
PER-KEY OUTG12 4 5 RN5 LED_G12
OUTG13 3 6 22_8P4R_04 LED_G13
OUTG14 2 7 LED_G14
B B
OUTG15 1 8 LED_G15

PER KEY LED KEYBOARD J_PERKB2 J_PERKB1


LED_R0 LED_B0
LED_R1 1 LED_B1 1
LED_R2 2 LED_B2 2
LED_R3 3 LED_B3 3
LED_R4 4 LED_B4 4
LED_R5 5 LED_B5 5
LED_R6 6 LED_B6 6
LED_R7 7 LED_B7 7
LED_R8 8 NC1 LED_B8 8 NC1
LED_R9 9 NC2 LED_B9 9 NC2
LED_R10 10 LED_B10 10
LED_R11 11 LED_B11 11
LED_R12 12 LED_B12 12
LED_R13 13 LED_B13 13
LED_R14 14 LED_B14 14
LED_R15 15 LED_B15 15
16 16
LED_G0 17 GSW0_R 17
LED_G1 18 GSW1_R 18
LED_G2 19 GSW2_R 19
LED_G3 20 GSW3_R 20
LED_G4 21 GSW4_R 21
LED_G5 22 GSW5_R 22
LED_G6 23 GSW6_R 23
LED_G7 24 GSW7_R 24
LED_G8 25 25
LED_G9 26 26
LED_G10 27 56 PERKB_ID1# 27
LED_G11 28 56 PERKB_ID2# 28
LED_G12 29 51 PERKB_DET# 29
LED_G13 30 30
A LED_G14 31 FP225H-030S10M A
LED_G15 32 P/N = 6-20-94K20-130
33 PCB Footprint = FP225H-030GXXM
34
2A 35 &/26(72-B3(5.% PER-KEY
5VS 36 5VS
37
38
39 C817
40
FP225H-040S10M 4.7u_6.3V_X5R_04
P/N = 6-20-94K20-140
PCB Footprint = FP201-040X1-0M PER-KEY
PER-KEY ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[56] PER KEY LED KEYBOARD
Size Document Number Rev
PC50
Custom 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 56 of 81


5 4 3 2 1

Per Key LED KB B - 57


Schematic Diagrams

Backlight KB

5 4 3 2 1

╖⋨RGB KEYBOARD
5VS RGBKB_PW R
㓡䓙ECℏ悐PULL HIGH
2A S D 2A (ℏ悐PULL HIGH旣ῤ⛐40K~190Kᷳ攻)
ITE LOW 㸾ỵ<0.4V 䁢LOW
RGB Connector
D C851 R504 Q22 R406 D

G
1K_04 AO3415 4.7K_04 VDD3
4.7u_6.3V_X5R_04 KB-LED-RGB KB-LED-RGB KB-LED-RGB RGBKB_PW R
KB-LED-RGB
J_RGB1
R408
1
R505 *100K_04 KB-LED-RGB 2
2.7K_04 R407 1K_04 LED_KB_PIN4 3
KB-LED-RGB R409 100_04 RGBKB-DET#_R 4
51 RGBKB-DET# KBZONE_B 5
KB-LED-RGB
B.Schematic Diagrams

KB-LED-RGB KBZONE_R 6

D
KBZONE_G 7
Q27 8
G 2SK3018S3 FP225H-008S11M
51 EC_PW M_LEDKB_P fp225h-008gxxxm_r
KB-LED-RGB

S
P/N = 6-20-94K30-108
KB-LED-RGB

Sheet 57 of 81 R411 0_06


RGBKBSW _R KB-LED-RGB KBZONE_R

Backlight KB

D
Q24
G MTA90N03ZN3
51 EC_PW M_LEDKB_R
KB-LED-RGB R412 0_06

S
C RGBKBSW _G KB-LED-RGB KBZONE_G C

D
Q25
G MTA90N03ZN3
51 EC_PW M_LEDKB_G
KB-LED-RGB R410 0_06

Vinafix.com

S
RGBKBSW _B KB-LED-RGB KBZONE_B

D
Q23
G MTA90N03ZN3
51 EC_PW M_LEDKB_B
KB-LED-RGB

S
暨ἧ䓐EC PWM PIN㍏⇞刚昶嬲⊾

B B

KB Connector
J_KB1

KB-SI0 4
51 KB-SI0
KB-SI1 5
51 KB-SI1
KB-SI2 6
51 KB-SI2
KB-SI3 8
51 KB-SI3
KB-SI4 11
51 KB-SI4
KB-SI5 12
51 KB-SI5
KB-SI6 14
51 KB-SI6
KB-SI7 15
51 KB-SI7
KB-SO0 1
51 KB-SO0
KB-SO1 2
51 KB-SO1
KB-SO2 3
51 KB-SO2
KB-SO3 7
51 KB-SO3
KB-SO4 9
51 KB-SO4
KB-SO5 10
51 KB-SO5
KB-SO6 13
51 KB-SO6
KB-SO7 16
51 KB-SO7
A KB-SO8 17 A
51 KB-SO8
KB-SO9 18
51 KB-SO9
KB-SO10 19
51 KB-SO10
KB-SO11 20
51 KB-SO11
KB-SO12 21
51 KB-SO12
KB-SO13 22
51
51
KB-SO13
KB-SO14
KB-SO14
KB-SO15
23
24
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
51 KB-SO15 Title
KB-SO16 25
51
51
KB-SO16
KB-SO17
KB-SO17 26 [57] BACKLIGHT KEYB
FP226H-026S10M Size Document Number Rev
KB-LED-RGB Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 57 of 81


5 4 3 2 1

B - 58 Backlight KB
Schematic Diagrams

NB Connector
5 4 3 2 1

CPU FAN CONTROL TP_VCC


R991

5VS_CPU_FAN
CPU_FAN Touch Pad *0603_short

Touch-Pad
3.3VS
Finger Printer L29
FCM1005KF-121T03

R811 *20mil short-p


J_FAN1 C1313 1u_6.3V_X5R_02 . 3.3VS
5VS 1 J_TP1 Touch-Pad J_FP1 C1302
Touch-Pad
C1195 2
3 8
C1311 0.1u_6.3V_X5R_02 PC50x SMBUS 1
30mil 1u_6.3V_X5R_02
D TP_CLK_CON 1 10 TP_CLK D
4 7 TP_DATA_CON TP_DATA TP_CLK 51 2 Touch-Pad
22u_6.3V_X5R_06 2 9
6 TP_DATA 51 3
50271-00401-001 3 8
51 CPU_FANSEN CPU-FAN 5 TP_SMB_CLK_CON I2C_SCL_TP 4
PCB Footprint = 85205-0400M 4 7
4 TP_SMB_DAT_CON I2C_SDA_TP I2C_SCL_TP 45 5 USB_PN10 38
R803 4.7K_04 CPU-FAN 5 6
3.3VS 3 LID_SW #_L I2C_SDA_TP 45 6 USB_PP10 38
D44 D43
2

1
CPU-FAN TP_ATTN# D22 FP225H-006S10M

1
51 CPU_FAN_PW M 1 TP_ATTN# 37 PC70x I2C

1
ESD73034D

AVL18S02015

AVL18S02015
fp225h-008gxxxm_r Touch-Pad
FP225H-008S11M 100K_04 R555 3.3VS
Touch-Pad
MAIN 6-20-94K00-006 Touch-Pad 6-24-30003-008

2
2

B.Schematic Diagrams
Touch-Pad Touch-Pad Touch-PadTouch-Pad
D45 D20
ESDPSA0402V12 ESDPSA0402V12 PCB Footprint = fp225h-006xxxm-r
D02 ver add D45 Touch-Pad

VGA FAN CONTROL 2020/10/20 TP_VCC

3.3VS

Sheet 58 of 81
VGAFAN1
R574 R573 C1305 C1314 C1312
5VS R812 0_06 R988
VGA-FAN-5V Touch-Pad 10K_04 10K_04
C1191
10u_25V_X5R_08
C1192
10u_25V_X5R_08 TP_CLK
TP_DATA Touch-Pad
Touch-Pad

LID_SW #_L
100K_04

A
D19
C
NB Connector
C
LID_SW # 11,51,59 C
J_VFAN1 C899 C900
RB751S-40H
1 47p_25V_NPO_02 47p_25V_NPO_02
VGA_FAN_PW M1 R190 0_06 Touch-Pad Touch-Pad
2 Touch-Pad
VGA-FAN-5V
3 *10u_6.3V_X5R_06

Vinafix.com
4 1u_6.3V_X5R_02
R189 4.7K_04 50271-00401-001 0.1u_6.3V_X5R_02
VGA_FANSEN3.3VS PCB Footprint = 85205-0400M Touch-Pad
51 VGA_FANSEN
C656 100p_50V_NPO_04

R191
*0_06
VGA-FAN-12V

VGA_FAN_PW M1 R195 *0_06


51 VGA_FAN_PW M1
VGA-FAN-12V

C657 100p_50V_NPO_04 3.3VS:190mA U18


48 mil CCD_PW R
R196
1A 4
1A
1
3.3VS VIN VOUT
0_06 5
VGA-FAN-5V C820 VIN C1278

1u_6.3V_X5R_02 3 2 2.2u_6.3V_X5R_04
EN GND
CCD CCD
B GND

CCD_EN
AP2821KTR-G1
M-SOT23-5 GND
GND CCD B

51 CCD_EN CCD

Port 8 CCD
*WCM2012F2S-SHORT
5VS
J_CCD1
USB_PN8 1 L_L1 2 USB_PN8_L
38 USB_PN8 1
USB_PP8 4 3 USB_PP8_L 2
38 USB_PP8 3
USB_PN8_R 4
LL2 USB_PP8_R 5
FCM1005KF-121T03 C1242 *47p_25V_NPO_02 3.3VS 6
GND 7
MIC_DATA 1 2 MIC_DATA_L MIC_DATA_R 8
46 MIC_DATA CCD
MIC_CLK 1 2 MIC_CLK_L MIC_CLK_R 9
46 MIC_CLK 10
LL1
CCD
FCM1005KF-121T03 C1241 *47p_25V_NPO_02 11
GND 12
CCD CCD
CCD 50208-01201-001
BEAD & CAP FOR EMI GND
6-20-44A00-108
USB_PN8_L 1 10 USB_PN8_R MAIN: 6-20-44A00-108
USB_PP8_L 2 9 USB_PP8_R 2ND: 6-21-C3A00-108
GND 3 8 GND
MIC_DATA_L 4 7 MIC_DATA_R PCB Footprint = 50208-012xx-xxx_r
MIC_CLK_L 5 6 MIC_CLK_R CCD
A A

D39 *DT1140-04LP-7

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[58] NB CONNECTOR
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 58 of 81


5 4 3 2 1

NB Connector B - 59
Schematic Diagrams

Card Connector
5 4 3 2 1

Audio Board Connect LAN Board Connect


J_CN1
5V 1
2
D D
3
4
5
6
7
VDD3 8 NC1
GND 9 NC2
10
3.3V 11
12 GND
3.3VS 13
14
LED BOARD-MB CLK_REQ7_LAN# 15
J_CN3 42 CLK_REQ7_LAN# 16
R995 CLK_SRC7_GLAN#
42 CLK_SRC7_GLAN# 17
0_04 SPDIFO_R 24 25 CLK_SRC7_GLAN
B.Schematic Diagrams

46 SPDIFO 42 CLK_SRC7_GLAN 18
CR_GPIO_WAKE# 23 26 PCIE_TXP15_CARD
40,42 CR_GPIO_WAKE# PCIE_TXP15_CARD 39 19
PLTRST_PCIE_CR# 22 27 PCIE_TXN15_CARD PCIE_TXN14_GLAN
45 PLTRST_PCIE_CR# PCIE_TXN15_CARD 39 39 PCIE_TXN14_GLAN 20
GPIO_CARD 21 28 PCIE_TXP14_GLAN
45 GPIO_CARD 39 PCIE_TXP14_GLAN 21
CLK_REQ9_CARD# 20 29 PCIE_RXP15_CARD
42 CLK_REQ9_CARD# PCIE_RXP15_CARD 39 22
SUSB# 19 30 PCIE_RXN15_CARD PCIE_RXN14_GLAN
11,40,45,48,60,64 SUSB# PCIE_RXN15_CARD 39 39 PCIE_RXN14_GLAN 23
DD_ON 18 31 PCIE_RXP14_GLAN
51,60 DD_ON 39 PCIE_RXP14_GLAN 24
51,59 USB_PW R_EN# USB_PW R_EN# 17 32 CLK_SRC9_CARD
GPIO_CARD_AUX CLK_SRC9_CARD# CLK_SRC9_CARD 42 LAN_RST# 25
16 33

Sheet 59 of 81
45 GPIO_CARD_AUX CLK_SRC9_CARD# 42 45 LAN_RST# 26
15 34 PCIE_W AKE#
40,48,54 PCIE_W AKE# 27
USB3_TXP1 14 35 LANRTD3_W AKE#
41 USB3_TXP1 39 LANRTD3_W AKE# 28
USB3_TXN1 13 36 LAN_W AKEUP#
41 USB3_TXN1 VDD3 37,40,51,54 LAN_W AKEUP# 29
12 37 GPIO_LANRTD3

Card Connector
3.3V 39 GPIO_LANRTD3 30
USB3_RXP1 11 38
41 USB3_RXP1 31
C USB3_RXN1 10 39 USB3_TXP3 C
41 USB3_RXN1 41 USB3_TXP3 32
9 40 USB3_TXN3
41 USB3_TXN3 33
USB_PN1 8 41
38 USB_PN1 34
USB_PP1 7 42 HP_AMP_EN USB_PN3
38 USB_PP1 HP_AMP_EN 46 38 USB_PN3 35
6 43 FRONT-JD USB_PP3
FRONT-JD 46 38 USB_PP3 36
5 44 MIC1-JD MIC1-JD 46
4 45 HEADPHONE-L USB3_RXP3 37
5VS HEADPHONE-L 46 41 USB3_RXP3 38
3 46 HEADPHONE-R USB3_RXN3
VDD5 HEADPHONE-R 46 41 USB3_RXN3 39
2 47

Vinafix.com
1 48 MIC2 USB3_TXP4 40
MIC2 46 41 USB3_TXP4 41
49 MIC1_R_M USB3_TXN4
MIC1_R_M 46 41 USB3_TXN4 42
50 MIC1_L_M
MIC1_L_M 46 43
USB_PN4
38 USB_PN4 44

1
USB_PP4
38 USB_PP4 45
D23
USB3_RXP4 46
FP225H-050S10M 41 USB3_RXP4 47
GND USB3_RXN4
AUDIO Board-MB 41 USB3_RXN4 48
*AVLC5S02100
AUDIO Board-MB AUDG USB_PW R_EN# 49
51,59 USB_PW R_EN#

2
50
EMI reserve FP225H-050S10M
2020/08/07 P/N = 6-20-94K00-150
GND PCB Footprint = fp225h-050gxxm
LAN Board-MB
GND

B
Power Board Connect B

J_SW 2

1
2
3.3VS LED BOARD Connect
3 GND
4
5
M_BTN# 59 3.3VS ⤪PCIE SSD LED⭂佑⎴SATA
6
LID_SW #
LID_SW # 11,51,58,59
J_SW 1
LED_ACIN 51
LED≽ἄ㗪炻婳䓐㬌䶂嶗
7 12
8 VDD3 11 LED_PW R 51

5
10 LED_BAT_CHG 51
FP225H-008S11M 1
9 LED_BAT_FULL 51 LED_HDD# PCH_SATAHDD_LED# 39
fp225h-008gxxxm 4
P/N = 6-20-94K30-108 8 LID_SW # 2 R496 10K_04
7 LID_SW # 11,51,58,59 3.3VS
LID BOARD-MB 6 GND
GND U19 74AHC1G08GW HDD LED

3
5
P/N: 6-20-94A40-004
VREG3
4
3
VDD3
HDD LED A
D18
C
RB751S-40H
M2M_SSD2_LED# 53
2 3.3VS
1 HDD LED
VREG3 FP225H-012S10M A C
M2M_SSD1_LED# 52
R903 LED BOARD-MB fp225-012g D17 RB751S-40H
HDD LED ␥⎵㕡⺷: ὅM.2 CONNECTOR㔠慷Ἦ枸䔁
47K_04
VREG3 R904
J_SSD1 --> M2M_SSD1_LED#
A
J_SSD2 --> M2M_SSD2_LED# A
PW R_SW # 51
LED BOARD-MB 200K_04
3

D
R901
5 G Q59B
47K_04 S MTDK3S6R
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4

LED BOARD-MB
6

D R905 LED BOARD-MB


Title
59 M_BTN#
R902 1K_04 2 G
S
1M_04 [59] CARD CONNECTOR
LED BOARD-MB LED BOARD-MB
1

Q59A Size Document Number Rev


MTDK3S6R
LED BOARD-MB ⍾㴰S ED2 枸䔁炻㓡䔁⛐SW䪗ㆾSW CONNECT 䪗
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 59 of 81


5 4 3 2 1

B - 60 Card Connector
Schematic Diagrams

5V, 5VS, 3.3V, 3.3VS


1 2 3 4 5

A A

VDD3 VDD3

PR125 PR126

10K_04 Power-Enable 10K_04


Power-Enable
DD_ON# SUSB
SUSB 12

D
Q32 Q36

B.Schematic Diagrams
G 2SK3018S3 PC96 G 2SK3018S3 PC94
51,59 DD_ON 11,40,45,48,59,64 SUSB#

S
Power-Enable *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
PR115 PR107 Power-Enable
Power-Enable Power-Enable
100K_04 100K_04

Power-Enable Power-Enable

Sheet 60 of 81
B
VDD5 Power-5V-5VS VDD5
B
5V, 5VS, 3.3V,
3.3VS
C720 U62 G5016 C1263

0.1u_6.3V_X5R_02 1 6 0.1u_6.3V_X5R_02

5V 5A Power-5V-5VS 2 IN1
IN1
IN2
IN2
7 Power-5V-5VS 5A 5VS
5V
6A 13
OUT1 OUT2
8 6A 5VS
14 9

Vinafix.com
OUT1 OUT2 C1264
R578 C1244 12 10 R579
CT1 CT2 2.2u_6.3V_X5R_04
*100_04 CV Test 100_04

VBIAS
0.1u_6.3V_X5R_02 Power-5V-5VS PJ44

GND

GND
EN1

EN2
CV Test C713 C719 Power-5V-5VS Power-5V-5VS
Power-5V-5VS
680p_50V_X7R_04 470p_50V_X7R_04 *CV-40mil Q35
D

D
Power-5V-5VS VDD3_R 1 2 2 1 VDD3_R
Q33 VDD3 PR106 10K_04 2SK3018S3

15

11

5
Power-5V-5VS Power-5V-5VS
DD_ON# G *2SK3018S3 Power-5V-5VS PJ43 *CV-40mil Power-5V-5VS G SUSB
R529 R512
S

S
10K_04 10K_04 Power-5V-5VS
Power-5V-5VS DD_ON 1 2 DD_ON_EN SUSB#_EN 2 1
VDD5 SUSB#
Power-5V-5VS
PJ17 *1mm Power-5V-5VS C714 C1243 C721 PJ42 *1mm
1u_6.3V_X5R_02
DEFAULT SHORT *0.1u_6.3V_X5R_02 Power-5V-5VS *0.1u_6.3V_X5R_02 DEFAULT SHORT
ON
SUSB#_EN 63,68,69
Power-5V-5VS Power-5V-5VS
61,64 DD_ON_EN
ON

C C

VDD3 VDD3
Power-3V-3VS
(0,6ROXWLRQ VIN C898 U29 G5016 C864

C90 C741 C150 C796


3.3V 5A
0.1u_6.3V_X5R_02
Power-3V-3VS
1
2 IN1
IN1
IN2
IN2
6
7
0.1u_6.3V_X5R_02

Power-3V-3VS
5A 3.3VS
3.3V
6A 13
OUT1 OUT2
8 6A 3.3VS
14 9
1000p_50V_X7R_04

1000p_50V_X7R_04
0.01u_25V_X7R_04

0.01u_25V_X7R_04

C897 OUT1 OUT2 C863


12 10 VDD3
0.1u_6.3V_X5R_02 CT1 CT2 0.1u_6.3V_X5R_02 R530
VBIAS

R570 C881 75_04


GND

GND
EN1

EN2

100_04 Power-3V-3VS C880 Power-3V-3VS Power-3V-3VS


220p_50V_NPO_04 220p_50V_NPO_04 R571
Power-3V-3VS 100K_04
3

15

11

6
Power-3V-3VS Power-3V-3VS D
D

EMI EMI EMI EMI Power-3V-3VS


Q34 R572 G2
DD_ON# G 2SK3018S3 10K_04 S

1
Power-3V-3VS DD_ON_EN 3.3VS_ON R554 10K_04 SUSB#_EN Q30A
VDD3
S

3
Power-3V-3VS MTDK5S6R D
Power-3V-3VS C884 C883 C882 Power-3V-3VS
1u_6.3V_X5R_02 G5 3.3VS_ON
*0.1u_6.3V_X5R_02 Power-3V-3VS *0.1u_6.3V_X5R_02 S

4
D Q30B D
Power-3V-3VS Power-3V-3VS MTDK5S6R
Power-3V-3VS

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[60] 5V,5VS,3.3V,3.3VS
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 60 of 81


1 2 3 4 5

5V, 5VS, 3.3V, 3.3VS B - 61


Schematic Diagrams

VDD3, VDD5
5 4 3 2 1

PR97 PR80

13K_1%_04 34.8K_1%_04
Power-VDD3-VDD5 Power-VDD3-VDD5

D
VDD3 PJ41
2 1EN_3V EN_5V VDD5 D
B2 冯 2PCS 0805 CO-LAY *CV-40mil
Power-VDD3-VDD5
PC57
3A VIN

20
2.5A

2
PU2 1000p_50V_X7R_04 B2 冯 2PCS 0805 CO-LAY
VREG3

EN2

VFB2

CS2

CS1

VFB1

EN1
VIN PC292 PC291 PC286 PC290
PC303 PC302 PC304 PC308 Power-VDD3-VDD5 + + +

0.1u_25V_X7R_06
+ + Power-VDD3-VDD5 14 Power-VDD3-VDD5
+ VO1

4.7u_25V_X5R_08

4.7u_25V_X5R_08

0.1u_25V_X7R_06

4.7u_25V_X5R_08

4.7u_25V_X5R_08

25TQC15MYFB
Power-VDD3-VDD5

25TQC15MYFB
Power-VDD3-VDD5 PC58 Power-VDD3-VDD5 Power-VDD3-VDD5
Power-VDD3-VDD5 1u_6.3V_X5R_04 3 7 PR98 *10K_04 SYS5V Power-VDD3-VDD5
Power-VDD3-VDD5 PC72 PR99 VREG3 PGOOD
Power-VDD3-VDD5 Power-VDD3-VDD5 PR77 Power-VDD3-VDD5
9 17 0_06 PC56
0.1u_16V_X7R_04 0_06 VBST2 VBST1 Power-VDD3-VDD50.1u_16V_X7R_04
TPS51275B-1RUKR DEFAULT SHORT

4
3
2

2
3
4
B.Schematic Diagrams

Power-VDD3-VDD5
VDD3 DEFAULT SHORT SYS3V PR100 0_06 10 16 PR78 0_06 SYS5V VDD5
6A PQ18 1 DRVH2 DRVH1 1 PQ13
8A
PJ16 PL22 AON6992 Power-VDD3-VDD5 Power-VDD3-VDD5 AON6992 PL18 PJ38
1 2 2 1 9 8 18 9 2 1 1 2
BCIHP0730-4R7M SW2 SW1 BCIH1040-2R2M
*5mm 8 8 *5mm
Power-VDD3-VDD5 Power-VDD3-VDD5 R1

PC64
PC307 11 15

GND PAD
C
PC301 PD1 DRVL2 DRVL1 EMC10 PC59 PC278 PC258
R1

VREG5
Sheet 61 of 81

C
+ +

0.1u_16V_X7R_04

VCLK
1000p_50V_X7R_04

7
6
5

5
6
7

Power-VDD3-VDD5
VIN

*1000p_50V_X7R_04
EEFCX0J221YR PR91 PD4 PR83 EEFCX0J221YR 0.1u_16V_X7R_04

*100p_25V_NPO_02
13K_1%_06 for EMI 30K_1%_04 220u_6.3V_SMD-V

CSOD140BSH
Power-VDD3-VDD5 Power-VDD3-VDD5

VDD3, VDD5

CSOD140BSH
Power-VDD3-VDD5

Power-VDD3-VDD5
220u_6.3V_SMD-V

21

12

13

19
A
EMR3

A
C 5.1_06 C
Power-VDD3-VDD5
R2

Power-VDD3-VDD5

Power-VDD3-VDD5
Power-VDD3-VDD5
PR90 Power-VDD3-VDD5
Power-VDD3-VDD5 PR76 Power-VDD3-VDD5
18.7K_1%_06 200K_04

Power-VDD3-VDD5
Power-VDD3-VDD5
R2

Power-VDD3-VDD5
Power-VDD3-VDD5 Power-VDD3-VDD5
PR82
VREG5 VIN
PR84 18.7K_1%_06

Vinafix.com
2.2_06
VIN Power-VDD3-VDD5

Power-VDD3-VDD5 PC60
Vout=2*(1+R1/R2)

1
PC287 PC269
PC295 1u_6.3V_X5R_04 Vout=2*(1+R1/R2) + +
=2*(1+13K/20K) 4.7u_25V_X7R_08
=3.3 Power-VDD3-VDD5 =2*(1+30K/19.1K)

2
=5.1927

*T55D107M025C0060

*T55D107M025C0060
Power-VDD3-VDD5

VREG5
Qpxfs!po
B WEE40WEE6!QXN B
R376
VREG5 200K_04
Power-Enable
R348
EN_5V
R375
Q61B 3 *20mil_short_04
Power-Enable 200K_04 MTDK3S6R D Power-Enable

DD_ON_EN_VDD 5 G
Q61A 6 S
MTDK3S6R D 4
1

PJ39
2 G *CV-40mil R374 Power-Enable
60,64 DD_ON_EN S
1 OPEN 2M_04
2

Power-Enable Power-Enable
Power-Enable
D

CV Test D02 ver change to 2M ohm


G 2020/10/21
51 USB_CHARGE_EN
Q62
S

2SK3018S3
Power-Enable

A A
DEFAULT SHORT
PJ401 2 1mm EN_3V
51 XLP_OUT

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[61] VDD3,VDD5
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 61 of 81


5 4 3 2 1

B - 62 VDD3, VDD5
Schematic Diagrams

3.3VA
1 2 3 4 5 6 7 8

3.3VA
VDD3 DEFAULT SHORT 3.3VA
U70 3A
2 4
PJ45 1 2 1mm
VIN VOUT
A A
C1318 C1316 C1306
*10u_6.3V_X5R_06 1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
POW ER-3.3VA
POW ER-3.3VA POW ER-3.3VA R545 VDD3
*33_04
POW ER-3.3VA

R577
Q31A *100K_04

6
D *MTDK3S6R POW ER-3.3VA
VDD3
G2
40,51,63 EC_SLP_SUS# R992 10K_04 3.3VA_ON 6 5 S

1
ON VBIAS Q31B

3
POW ER-3.3VA C890 C1317 D
POW ER-3.3VA *MTDK3S6R

B.Schematic Diagrams
*0.1u_10V_X5R_04 0.1u_6.3V_X5R_02 G5 3.3VA_ON
S
POW ER-3.3VA

4
POW ER-3.3VA
POW ER-3.3VA

1
GND NC
3
Sheet 62 of 81
B
FA7609A6
POW ER-3.3VA
B
3.3VA

Vinafix.com
C C

D D

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[62] 3.3VA
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 62 of 81


1 2 3 4 5 6 7 8

3.3VA B - 63
Schematic Diagrams

1.05VA, VCCIO
1 2 3 4 5

VDD3

PR195
VIN
Power-1.05VA 47K_1%_04
Power-1.05VA D02 ver change to 0.1u_10V_X7R_04 1V/8A 1.05VA

PC172
2 9 2020/10/21

10u_25V_X5R_08

10u_25V_X5R_08
3 IN PG Power-1.05VA

0.1u_25V_X7R_06
4 IN 1 PR196 10A

PC26
0_04 1.05VA

PC171

PC173
A
+
5 IN
IN
BS PC181 0.1u_10V_X7R_04 PL14
V1.0A
DEFAULT SHORT
1.05V A

*25TQC15MYFB
Power-1.05VA Power-1.05VA BCIHP0730-1R0M
Power-1.05VA 10 6 1 2 1 2
Power-1.05VA 12 NC LX 19 PCB Footprint = BCIHP0735A
VTT_SELECT VTT VR Output Voltages
Power-1.05VA NC PU13 LX 20
PJ3 6mm
LX Power-1.05VA
low 1.1 V

C637
PC34

PC35
SY8288RAC PR203

PC190

PC189
22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

22u_4V_X6S_06

*PSLB30E227M
high (V1.1S_VTT) 1.05 V 11
EN
qfn20-3x3mmc 100_04
+
14
VDD3 FB Power-1.05VA
Power-1.05VA 13
PJ31 *1mm ILMT 17
1 2 15 VCC Power-1.05VA
40,51,62 EC_SLP_SUS# BYP 16 PR202 22.6K_1%_04 Power-1.05VA Power-1.05VA
PR197 NC Power-1.05VA
'()$8/76+257

GND

GND

GND

PAD
B.Schematic Diagrams

PJ301 *1mm2 Power-1.05VA


*100K_04
PR201
Power-1.05VA
Power-1.05VA
68 1.8VA_PGD
PR200 *1K_1%_04 PC188 PJ34 1mm

18

21
PC180 28.7K_1%_04 Power-1.05VA
*330p_50V_NPO_04 1 2 VCCMPHY_SENSE 43
PC182 PC183 Power-1.05VA
*0.01u_25V_X7R_04 4.7u_6.3V_X6S_06 4.7u_6.3V_X6S_06 Power-1.05VA
Power-1.05VA PR198 Power-1.05VA Power-1.05VA Power-1.05VA
*100K_04
Power-1.05VA Floating O.C.P 12A PJ33 1mm

Sheet 63 of 81 1 2

Power-1.05VA
VSSMPHY_SENSE 43

1.05VA, VCCIO B
PR199
100_04
B
Power-1.05VA

Vinafix.com
Power-VCCIO

PR215
3.3_06
37 GPP_J1 PR33 0_04 PR216
Power-VCCIO LP#

cost down
VIN
B2 冯 2PCS 0805 CO-LAY 0_04 Power-VCCIO

PC205
VCCIO
MODE BST
NOTE: PC240 PC226 PC241 PC239 0.22u_16V_X7R_06 DEFAULT SHORT
PU16

9
Power-VCCIO
1.0V_VCCST Ton need <10ms + + +
PL15 VCCIO_OUT VCCIO
6A PC177 PJ32

LP#

MODE

BST
G5016 TURN-ON TIME=1.21ms 4.7u_25V_X7R_08 4.7u_25V_X7R_08 *TEPSLB21E156M8R 0.1u_25V_X7R_06 BCIHP0730-1R0M *4mm
1 8 PC176 PC175 PC178 1 2
VIN SW

22u_6.3V_X5R_06

22u_6.3V_X5R_06
PCB Footprint = BCIHP0735A

0.1u_16V_X7R_04

0.1u_16V_X7R_04
Power-VCCIO Del PC179
Power-VCCIO Power-VCCIO Power-VCCIO Power-VCCIO to solve produce problem
GND
C C
12
VOUT
NB681GD-Z 2020/10/27

CPU_VCCIO_PWR_GATEB 5
PR255 PR254 EN Power-VCCIO
0_04 *10K_04 Power-VCCIO
3.3VS Power-VCCIO DEFAULT SHORT
64,68 VDDQ_PW RGD
Power-VCCIO PJ5 *1mm
Power-VCCIO Power-VCCIO 1 2
VCCIO_SENSE 7
3.3V PR239 PR240 2
PGND
5

Power-VCCIO 100K_04 *100K_04 PJ9 *1mm


PR253 *0_04 1 Power-VCCIO Power-VCCIO 1 2
VSSIO_SENSE 7
4 C1 3
PR252 *0_04 2 C1 11 PR221 0_04
60,68,69 SUSB#_EN AGND
PR222
3.3V Power-VCCIO U58 10K_04 Power-VCCIO VCCIOGND
3

74AHC1G08GW C0 4
C0
Power-VCCIO

3V3
1.05V_VCCST

PG
3.3VS R824 10K_04 PR238 PR223 Power-VCCIO
VCCIOGND
R825 Power-VCCIO *100K_04 100K_04

13

10
Power-VCCIO Power-VCCIO Power-VCCIO 3.3VS
D

R851 10K_04 3.3VS


Power-VCCIO Q54 PR34 5.1_06
100K_04 G D02 ver change to 100K ohm
2SK3018S3 2020/10/21
D
C

D
S

Power-VCCIO VCCIOGND PR237 Power-VCCIO


1

B Q55 Power-VCCIO PC218 PC217 D02 ver change to 5.1_06 ohm


10K_04 2020/10/22
C1222 BTN3904 PJ10 *0.01u_25V_X7R_04 1u_6.3V_X5R_04
E

M-SOT23-CBE *CV-40mil
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
2

45 VCCIO_PWRGD
0.022u_25V_X7R_04 Power-VCCIO Power-VCCIO
Power-VCCIO Power-VCCIO
Power-VCCIO CV Test Title
Power-VCCIO VCCIOGND [63] 1.05VA,VCCIO
Size Document Number Rev
A3 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 63 of 81


1 2 3 4 5

B - 64 1.05VA, VCCIO
Schematic Diagrams

DDR 1.2V, 0.6VS


5 4 3 2 1

B2 冯 2PCS 0805 CO-LAY

DDR4 1.2V/0.6VS PD12


DDR4 1.2V-0.6VS 2A PC313
+
PC311
+
PC312
VIN
+
5V A C

4.7u_25V_X5R_08

4.7u_25V_X5R_08

*TEPSLB21E156M8R
PC309
PU4 *RB0540S2 DDR4 1.2V-0.6VS

0.1u_25V_X7R_06
G5616BRZ1U DDR4 1.2V-0.6VS
DDR4 1.2V-0.6VS
VDDQ DDR4 1.2V-0.6VS

VTT_MEM(0.675V) PC75 10u_6.3V_X5R_06


DDR4 1.2V-0.6VS
45mil 19
VLDOIN VBST
18
PC81
VDDQ_VBST
0.1u_16V_X7R_04
1.2V
2A 13A

2
3
4
D D
20 17 VDDQ_DRVH PR110 0_04
VTT_MEM VTT DRVH 1 PQ19 PL23
C837 DDR4 1.2V-0.6VS AON6992DDR4 1.2V-0.6VS BCIHP0730-1R0M
+ PC67 VDDQ_L
D02 ver reserve PC66 PR94 1 16 9 1 2
VTTGND LL VDDQ
2020/10/20 *PSLB30E227M *15mil_short PCB Footprint = BCIHP0735A
22u_6.3V_X5R_06 *10u_6.3V_X5R_06 8 DDR4 1.2V-0.6VS
VTT_SNS 2 15 VDDQ_DRVL + PC294 PC305
DDR4 1.2V-0.6VS VTTSNS DRVL PC76

330uF_2V_5*5*4.2

0.1u_16V_X7R_04
DDR4 1.2V-0.6VS PD3

5
6
7
DDR4 1.2V-0.6VS 3 14 DDR4 1.2V-0.6VS 2200p_50V_X7R_04
GND PGND DDR4 1.2V-0.6VS
PR121
3K_1%_04 5V SS1040G DDR4 1.2V-0.6VS
PR130 560K_1%_04 VTT_TON 9 13 VDDQ_CS 5V PR111
VIN

A
TON CS
DDR4 1.2V-0.6VS 12 2.2_06
PVCC5

B.Schematic Diagrams
PC65 0.1u_10V_X7R_04 VTT_REF 4 11 VDDQ_VCC5 PR132 2.2_06
VTTREF VCC5 Tommy 0418 DDR4 1.2V-0.6VS
DDR4 1.2V-0.6VS PC90 PC89 DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS
10 DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS
PGOOD 3.3VS 3.3V

1u_6.3V_X5R_04

1u_6.3V_X5R_04
VDDQ_SNS 5 8 VDDQ_S5
VDDQSNS S5 DDR4 1.2V-0.6VS PR88
PR131 PR120 DDR4 1.2V-0.6VS

Sheet 64 of 81
*15mil_short
VDDQSET 6 7 DDR4 1.2V-0.6VS
VDDQSET S3 10K_04 *10K_04
DDR4 1.2V-0.6VS

GND
DDR4 1.2V-0.6VS PR119 0_04

DDR 1.2V, 0.6VS


C
VDDQ_PW RGD 63,68 C
PR129 0_04 2.5V_PG ἧ䓐㬌䳬2.953mS EN->PGD

21
DDR4 1.2V-0.6VS
DDR4 1.2V-0.6VS
2.5V->VDDQ=1.859mS
DDR4 1.2V-0.6VS
PR92 8.06K_1%_04 PR93 4.99K_1%_04
D02 ver change to 68K ohm
PR118 10K_04 VTTEN PR128 68K_04 2020/10/21 DDR4 1.2V-0.6VS
5V 5V
DDR4 1.2V-0.6VS
DDR4 1.2V-0.6VS PC74 *100p_25V_NPO_02
D

D
Vinafix.com
PC73
DDR4 1.2V-0.6VS PQ6 PQ9 PC80 DDR4 1.2V-0.6VS
PR109 10K_04 VTTEN_R G *0.1u_6.3V_X5R_04 PR127 *100K_04 G *2SK3018S3
5V *0.22u_10V_X5R_04
2SK3018S3

D
S

S
1
DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS ⮔⹎≈⣏䁢8mil DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS
1

PR89 *0_04 PQ8 PJ21


C

5,48,59,60 SUSB#
DDR4 1.2V-0.6VS PJ15 DDR4 1.2V-0.6VS G *CV-40mil
40,50,64,68 SUSC#
PR87 1K_04 B PQ4 *CV-40mil *2SK3018S3 CV Test
5 DDR_VTT_PG_CTRL

2
BTN3904 CV Test
2

C836 M-SOT23-CBE
E

DDR4 1.2V-0.6VS DDR4 1.2V-0.6VS


0.01u_16V_X7R_04 DDR4 1.2V-0.6VS
DDR4 1.2V-0.6VS
ON DDR4 1.2V-0.6VS
D02 ver change to 0.01u_16V_X7R_04
2020/10/21
Table. Recommend Address Programing
B
2.5V_LDO XMP 5V Address 0x6A 0x68 0x66 0x64 0x62 0x60
B

R1 open 3.9 3 2.3 1.3 10


R523
*10_04 R2 10 1.3 2.3 3 3.9 open
3.3V XMP U31 BUS_SEL_Vol
R562
3A 1 8 VDDQSET (% of VCC) 0 25 40 60 75 100
Power-2.5V_LDO 2 VCC OUT 7
*0_04

PC88 PC87 PR108


PC79
5V
2.5V/3A *1u_6.3V_X5R_02
C875
R522 R1
3
4
BUS_SEL
GND
SDA
NC
NC
SCL
6
5 XMP
C876
*1u_6.3V_X5R_04 Vol 1.2 1.26 1.32 1.38 1.44 1.5
10u_6.3V_X5R_06 0.1u_16V_X7R_04 PU3 1u_6.3V_X5R_04 *10K_04 *UP1804AMA8 XMP
DEFAULT
*47K_04 G9661MF11U 天䦣月役PIN6儛 SHORT 2.5V XMP XMP R520 *0_04
V2.5_LDO SMB_CLK 40,47
3 4 Power-2.5V_LDO PJ14 XMP
Power-2.5V_LDO Power-2.5V_LDO VIN VCNTL R521 *0_04
3A XMP
DEFAULT SHORT 2.5V_PG 1
POK VOUT
6 3A 1 2
SMB_DATA 40,47

R550 XMP
5 *2mm R2
1
PJ202 PR117 *0402_short 2 NC PR86 PC61 *0_04
40,50,64,68 SUSC# EN Power-2.5V_LDO
Ra PC63 PC62
*OPEN_4mil 8 7 21.5K_1%_04 XMP
82p_25V_NPO_02

9 GND VFB *10u_6.3V_X5R_06


Power-2.5V_LDO
22u_6.3V_X5R_06

GND
PJ19 Power-2.5V_LDO Power-2.5V_LDO Power-2.5V_LDO
A
1 2 A
60,61 DD_ON_EN
PC86 PR85
*OPEN_4mil Rb
Power-2.5V_LDO *0.1u_6.3V_X5R_04 10K_1%_04
For CV test Power-2.5V_LDO
PR116 PJ18 Power-2.5V_LDO
VDD3 1 2
*CV-40mil Vout = 0.8V ( 1 + Ra / Rb ) Power-2.5V_LDO
Power-2.5V_LDO ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
100K_04 Title
Power-2.5V_LDO
Power-2.5V_LDO
NB671_SIGNAL_GND2 [64] DDR 1.2V,0.6VS
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 64 of 81


5 4 3 2 1

DDR 1.2V, 0.6VS B - 65


Schematic Diagrams

VCore, VCCGT, VCCSA


5 4 3 2 1

D+P_20181023

VIN

C133 C381
0.01u_25V_X7R_04 0.01u_25V_X7R_04 VIN

PR26
VDD3
D
VRACPU_PWM1 D
VRACPU_PWM1 66
VR_VDD18
VR_EN VRACPU_PWM2

PR154
PR10 10K_04 2 1
VDD3 VRACPU_PWM2 66
PJ1 *CV-40mil
PC100 *0.1u_25V_X5R_04 VRACPU_PWM3
VRACPU_PWM3 66
VRACPU_PWM4

2M_1%_04 PR23
5,11,45,51 ALL_SYS_PWRGD 1 2 GND_SIGNAL VRACPU_PWM4 66

PC97

4.7_1%_06
OPEN_4mil
PJ2 VRAGT_PWM1
VRAGT_PWM1 67
'()$8/76+257 VRASA_PWM1
VRASA_PWM1 67

PC106

1u_16V_X7R_06

PC103
VRACPU_VINSEN
VRA_STB

133K_1%_06

0.01u_25V_X7R_04

D+P_20180925
4.7u_6.3V_X5R_04
VDD3
VRA_STB 66,67
1.05V_VCCST
VRACPU_CS1
VRACPU_CS1 66
B.Schematic Diagrams

VRACPU_CS2
VRACPU_CS2 66
GND_SIGNAL VRACPU_CS3
VRACPU_CS3 66
GND_SIGNAL VRACPU_CS4
VRACPU_CS4 66

PR7

PR5

PR4
PR142 PR141 PR140 GND_SIGNAL

PC1 *10K_1%_04 *10K_1%_04 10K_1%_04 VRAGT_CS1

49

47

26

44

43

42

41

40

39

38
VRAGT_CS1 67
0.1u_16V_X7R_04 VRASA_CS1

VDD18

VDD33

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6
AGND

VIN_SEN
VRASA_CS1 67

*1K_1%_04

100_04

45.3_1%_04
37

Sheet 65 of 81
EN 34
PR11 *0_04 35 STB
40,51 SLP_S0# SLP_S0# 5 VRACPU_CSUMA
PR169 1.5K_1%_04
26,36,51,74 SMC_BAT PR9 0_04 SMC_BAT_VR 33 CS1
GND_SIGNAL SCL_P 4 PR168 1.5K_1%_04
SMD_BAT_VR CS2

VCore, VCCGT,
26,36,51,74 SMD_BAT PR8 0_04 32
VR_VDD18 5,74 H_PROCHOT# SDA_P 3 PR167 1.5K_1%_04
C PR143 *100_1%_04 VR_VRHOT# 31 CS3 C
VRHOT# 2 PR166 1.5K_1%_04
45 VCORE_PG PR6 10K_1%_04 PR144 0_04 VR_VRRDY 30 CS4
3.3VS VRRDY VRAGT_CSUMB
1 PR165 1.5K_1%_04

VCCSA
5 H_CPU_SVIDALRT# PR145 0_04 VR_ALT# 29 CS5
PR3 ALT# 48 PR164 1.5K_1%_04 VRASA_CSUMC
5 H_CPU_SVIDDAT PR146 10_1%_04 VR_DSIO 28 CS6
3.32K_1%_04 SDIO PU6 6 VRACPU_VDIFFPR170 866_1%_04
5 H_CPU_SVIDCLK PR147 49.9_1%_04 VR_SCLK 27 VDIFFA
SCLK MP2979AGQKT-0020-Z
ADDRP 25
ADDR_P 7 VRACPU_VFB PR22 *0_04 PC6 *470p_50V_X7R_04
PSYS PR157 0_04 46 VFBA

Vinafix.com
74 PSYS PSYS PR161 *100_04 VCORE PJ261 GND_SIGNAL
PR160 4.02K_1%_04 VRACPU_PE 36 8 VRACPU_VOSEN VCCSENSE_J 2 1mm VCC_VCORE_SENSE 6
PR2 GND_SIGNAL PE VOSENA
9 VRACPU_VORTN VSSSENSE_J
PJ271 2 1mm VSS_VCORE_SENSE 6
1.47K_1%_04 Psys setting base on charger spec: PC105 0.01u_25V_X7R_04
PR148 73.2K_1%_04 VRACPU_IREF 24 VORTNA PR172 *100_04
1. 1uA/W information IREF 10 VRAGT_VDIFF PR162 2.1K_1%_04
2. Pmax 65W VRACPU_CSUMA 18 VDIFFB
CSSUMA
VRAGT_CSUMB 19
CSSUMB 11 VRAGT_VFB PR20 *0_04 PC5 *470p_50V_X7R_04
Psys setting : VRASA_CSUMC VFBB
GND_SIGNAL 20
1. 150W PR149=4.87K_1%_04 CSSUMC
2. 180W PR149=4.02K_1%_04 PR155 26.7K 1%_04 VRACPU_IMON 21 PR171 *100_04 VCCGT PJ251
IMONA 12 VRAGT_VOSEN VGT_VCCSENSE_J 2 1mm VCCGT_SENSE 8
GND_SIGNAL PC102 820p_50V_X7R_04 VRAGT_IMON 22 VOSENB
IMONB 13 VRAGT_VORTN VGT_VSSSENSE_J
PJ241 2 1mm VSSGT_SENSE 8

VORTNC

VOSENC
VRASA_IMON 23 VORTNB

VDIFFC
PR149 118K_1%_04 PR163 *100_04
IMONC

TEMP

VFBC
GND_SIGNAL PC101 180p_50V_NPO_04

PR1 332K_1%_04

45

14

15

17

16
VDD3
GND_SIGNAL PC98 68p_50V_NPO_04

PR139
Iccmax setting:
D1 *10K_1%_04 Vcore: 140A PR159 *100_04 VCCSA PJ231
B A C VRA_VTEMP PR18 0_04 VRASA_VOSEN VCCSA_VCCSENSE_J 2 1mm VCCSA_SENSE 7 B
VGT:32A 66,67 VRA_VTEMP
RB751V-40(lision)
VRACPU_PE
VSA: 11.1A
26,51 NV_POWER_IC_EN PR14 *10K_1%_04
TDC setting: PC104 PR17
Vcore: 80A 1u_16V_X7R_06 49.9K_1%_04 PJ221
D+P_20181022 VRASA_VORTN VCCSA_VSSSENSE_J 2 1mm VSSSA_SENSE 7
VGT:14A PR156 *100_04
PC99 PR13
100K_04
AC/DC LLsetting:
*0.1u_16V_X7R_04 Vcore: 1.8m VRASA_VFB
'()$8/76+257
PR16 *0_04 PC4 *470p_50V_X7R_04
VGT:2.7m
VSA: 10.3m GND_SIGNAL
VRASA_VDIFF PR158 8.2K_1%_04
GND_SIGNAL GND_SIGNAL

$''5(66 6HWWLQJ3RLQW 35 35


:+/8 K 9 .BB BB
:+/8 K 9 .BB BB
&)/+ 'K 9 .BB .BB
&)/+ K 9 .BB .BB
&)/+ K 9 .BB .BB
&)/6 K 9 .BB .BB
A A
&)/6 %K 9 .BB .BB
PR19 0_06

GND_SIGNAL

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[65] VCORE&VCCGT&VCCSA PWM IC
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 65 of 81

5 4 3 2 1

B - 66 VCore, VCCGT, VCCSA


Schematic Diagrams

VCore Output Stage


5 4 3 2 1

VCORE OUTPUT STAGE VIN


(0,6ROXWLRQ
VCORE 4Phase
5.5A Co-lay
3.3V VIN
PC134 PC120 PC116 PC121

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
PU9 MP86941GQVT-Z

*25TQC15MYFB
+
20 1 EMC6
VCC VIN1

1
D PC127 14 0.01u_25V_X7R_04 PC10 PC9 PC170 PC314 D
1u_10V_X7R_06 VIN2 + + + +
19 21 BST_PWM1
AGND BST
D02 ver reserve for noise

2
T55D107M025C0060

T55D107M025C0060

T55D107M025C0060

*T55D107M025C0060
2020/10/27
65 VRACPU_PWM1 PR175 0_04 15 2 PC133
PWM SW1 3 1u_25V_X7R_06 PL3
PR176 0_04 17 SW2 4 SW_PWM1 2 1
65,66,67 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR
16 13 D02 ver change to 1u_25V_X7R_06
65,66,67 VRA_STB SYNC PGND9 12 2020/10/21
PGND8 11 PR183 DIPLF!DNNF174U.S26NT1S:18

PGND1
PGND2
PGND3
PGND4
PGND5
18 PGND7 10 2.2_06
65 VRACPU_CS1 CS PGND6 Jsnt>49B!Jtbu>56B!EDS>1/:1nS
PC131

5
6
7
8
9
2200p_50V_X7R_04

B.Schematic Diagrams
VIN (0,6ROXWLRQ Co-lay
5.5A
PC138 PC115 PC118 PC119

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08

*25TQC15MYFB
+

EMC8

Sheet 66 of 81
3.3V 0.01u_25V_X7R_04

PU8 MP86941GQVT-Z

20
VCC VIN1
1
Baseline
VCore Output
PC130 14
1u_10V_X7R_06 VIN2
19 21 BST_PWM2
AGND BST VCORE

C PR180 0_04 15 2 PC137


140A C

Stage
65 VRACPU_PWM2 PWM SW1 3 1u_25V_X7R_06 PL2
PR181 0_04 17 SW2 4 SW_PWM2 2 1
65,66,67 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR
16 13 D02 ver change to 1u_25V_X7R_06
65,66,67 VRA_STB SYNC PGND9
PGND8
12 2020/10/21 DIPLF!DNNF174U.S26NT1S:18
11 PR182 + PC143 + PC142 + PC141 + PC144
PGND1
PGND2
PGND3
PGND4
PGND5

18 PGND7 10 2.2_06 Jsnt>49B!Jtbu>56B!EDS>1/:1nS


CS PGND6

330U_2V_D2_D

330U_2V_D2_D

330U_2V_D2_D

330U_2V_D2_D
65 VRACPU_CS2

Vinafix.com
5
6
7
8
9

PC132
2200p_50V_X7R_04

VIN
(0,6ROXWLRQ Co-lay
5.5A
3.3V PC139 PC117 PC126
PC125
1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
PU10 MP86941GQVT-Z
+ *25TQC15MYFB
20 1 EMC7
PC129 VCC VIN1 14 0.01u_25V_X7R_04
1u_10V_X7R_06 VIN2
19 21 BST_PWM3
AGND BST
B B

65 VRACPU_PWM3 PR178 0_04 15 2 PC135


PWM SW1 3 VCORE
1u_25V_X7R_06 PL4
PR179 0_04 17 SW2 4 SW_PWM3 2 1
65,66,67 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR
16 13 D02 ver change to 1u_25V_X7R_06 C343 C344 C370 C346 C345 C342
65,66,67 VRA_STB SYNC PGND9
PGND8
12 2020/10/21 DIPLF!DNNF174U.S26NT1S:18

22u_4V_X6S_06
*22u_4V_X6S_06

*22u_4V_X6S_06

*22u_4V_X6S_06

*22u_4V_X6S_06

*22u_4V_X6S_06
11 PR184
PGND1
PGND2
PGND3
PGND4
PGND5

18 PGND7 10 2.2_06 Jsnt>49B!Jtbu>56B!EDS>1/:1nS


65 VRACPU_CS3 CS PGND6
5
6
7
8
9

PC136
2200p_50V_X7R_04
VCORE

C1090 C1091 C1092 C474 C1068 C1067


VIN
Co-lay
5.5A

*22u_4V_X6S_06

*22u_4V_X6S_06

*22u_4V_X6S_06

*22u_4V_X6S_06
(0,6ROXWLRQ

PSLB30E227M

PSLB30E227M
+ +
PC128 PC109 PC114 PC111
1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08

*25TQC15MYFB

EMC1
3.3V 0.1u_25V_X5R_04

PU7 MP86941GQVT-Z

20 1
PC122 VCC VIN1 14
1u_10V_X7R_06 VIN2
19 21 BST_PWM4
AGND BST

PR173 0_04 15 2 PC123


65 VRACPU_PWM4 PWM SW1 3 1u_25V_X7R_06 PL1
PR174 0_04 17 SW2 4 SW_PWM4 2 1
65,66,67 VRA_VTEMP VTEP/FLT SW3
A
CCCA-0630-R15-MR A
16 13 D02 ver change to 1u_25V_X7R_06
65,66,67 VRA_STB SYNC PGND9
PGND8
12 2020/10/21 DIPLF!DNNF174U.S26NT1S:18
11 PR177
PGND1
PGND2
PGND3
PGND4
PGND5

18 PGND7 10 2.2_06 Jsnt>49B!Jtbu>56B!EDS>1/:1nS


65 VRACPU_CS4 CS PGND6
5
6
7
8
9

PC124
2200p_50V_X7R_04

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[66] VCORE OUTPUT
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 66 of 81


5 4 3 2 1

VCore Output Stage B - 67


Schematic Diagrams

VCCGT, VCCSA Output Stage


5 4 3 2 1

VIN
Co-lay
D 2.5A (0,6ROXWLRQ
D

PC145 PC153 PC150 PC151

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
VCCGT1Phase

*TEPSLB21E156M8R
+
PC155
0.01u_25V_X7R_04
3.3V

PU11 MP86903-CGLT-Z

20 1
PC147 VCC VIN1 14
B.Schematic Diagrams

VIN2

VCCGT
1u_6.3V_X6S_04
19 21 BST_GT
AGND BST

65 VRAGT_PW M1 PR187 0_04 15 2 PC146


PWM SW1 3 1u_25V_X7R_06 PL5
PR186 0_04 17 SW2 4 SW _GT 2 1
65,66,67 VRA_VTEMP VTEP/FLT SW3 VCCGT
CCCA-0630-R15-MR

Sheet 67 of 81 65,66,67 VRA_STB 16 13 D02 ver change to 1u_25V_X7R_06 0V~1.5V


SYNC PGND9
PGND8
12 2020/10/21 DIPLF!DNNF174U.S26NT1S:18 + PC148
11 PR185

PGND1
PGND2
PGND3
PGND4
PGND5
18 PGND7 10 2.2_06 Jsnt>49B!Jtbu>56B!EDS>1/:1nS

VCCGT, VCCSA
65 VRAGT_CS1 CS PGND6 330U_2V_D2_D

5
6
7
8
9
C PC149 C

Output Stage 2200p_50V_X7R_04

Vinafix.com
1.5A
VIN

Co-lay

PC156 PC162 PC166 PC165

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08

*TEPSLB21E156M8R
+
VCCSA1Phase
3.3V

VCCSA
PU12 MP86901-AGQT-Z
B B
12 1
PC159 VCC VIN1 6
1u_6.3V_X6S_04 VIN2
11 13 BST_SA
AGND BST VCCSA
PC157 PL6
65 VRASA_PW M1 PR194 0_04 7
PWM SW1
2
3 SW _SA
1u_25V_X7R_06 BCIHP0730-R47M
1 2
11.1A
PR193 0_04 9 SW2
65,66,67 VRA_VTEMP VTEP/FLT D02 ver change to 1u_25V_X7R_06
65,66,67 VRA_STB 8 2020/10/21
SYNC PR192
4 2.2_06 PC152 PC160 PC154 PC161
10 PGND1 5
65 VRASA_CS1 CS PGND2 +

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06
PSLB30E227M
PCB Footprint = tqfn13-3x3mm
D+P_20180925 PC158
2200p_50V_X7R_04

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[67] VCCGT VCCSA OUTPUT
Size Document Number Rev
A3 PC50 D02
6-71-PC5D0-D02
Date: Monday, January 04, 2021 Sheet 67 of 81
5 4 3 2 1

B - 68 VCCGT, VCCSA Output Stage


Schematic Diagrams

1.8VA, 1.05V_XX/NV3V3
5 4 3 2 1

1.05DX_VCCSTG 1.05VX_VBIAS1 R795 0_04 VDD3


1.05VX_VBIAS2 R802 0_04 VDD3
VDD3

NOTE:

*0.1u_6.3V_X5R_02 C1183
3.3V PR205
10K_04
1.05VA
1A
1.05V_VCCST 1.0DX_VCCSTG TURN-ON need <65us
FA7609 TURN-ON TIME=60us
NOTE:
䓐IC䘬PGD冯SUSB#㭼ⶖ4mS
䓐悥䘬㚫嬲ㆸ30mS
1A

1
C1193 U53

D
PJ35 2
VIN VOUT
4 1A 1.05DX_VCCSTG
1.05VA
D
*CV-40mil 1u_6.3V_X5R_02 C1194 U54
1A
5
3 5 1.05VX_VBIAS1 C1186 2 4 1.05V_VCCST

2
1 NC VBIAS C1185 1u_6.3V_X5R_02 VIN VOUT
37,51,68 VCCIO_3P3_PWRGATE CV Test VCCSTG_EN 1.05VX_VBIAS2

0.1u_6.3V_X5R_02
4 6 1 3 5 C1189
SUSB#_EN R800 ON GND NC VBIAS

0.1u_6.3V_X5R_02
*10K_04 2 R801 47K_04 C1188
VDD3

0.1u_6.3V_X5R_02
U52 C1184 FA7609A6 R796 *10K_04 6 1 R798
40,50,64 SUSC# ON GND

0.1u_6.3V_X5R_02
74AHC1G08GW
3

R799 10K_04 100p_25V_NPO_02 FA7609A6 *100_04


63,64,68 VDDQ_PWRGD
C1187 R810

6
R797 10K_04 *0.1u_6.3V_X5R_02 D Q50A *100K_04
63,64,68 VDDQ_PWRGD
*0_04 PR224
C1190 G2
S *MTDK5S6R

3
*0.1u_6.3V_X5R_02 D Q50B

VCCSFR_OC NV3V3

B.Schematic Diagrams
G5 SUSC#
S *MTDK5S6R

4
VDDQ 3.3V
C635 C636
U6 G5016
0.1u_6.3V_X5R_02 10u_6.3V_X5R_06 VDD3 NV3V3
1 6

Sheet 68 of 81
2 IN1 IN2 7
VDD3 IN1 IN2

VCCSFR_OC
1A 13
14 OUT1 OUT2
8
9
1A NV3V3 R840 R839

1.8VA, 1.05V_XX/
check C10 3.3V PR43 C620 OUT1 OUT2 C623 100K_04 10_06
10K_04 12 10 R794 *0_04
*0.1u_6.3V_X5R_02 C644 0.1u_6.3V_X5R_02 CT1 CT2 0.1u_6.3V_X5R_02

VBIAS
C C621 C622 C

GND

GND
NV3V3
EN1

EN2
1

3
3.3V D D
PJ8 *100p_25V_NPO_02 *100p_25V_NPO_02
*CV-40mil NV_3V3_EN_OR 2 G 5 G

15

11

5
5

5
S Q52A S Q52B
2

4
1 CV Test 1 MTDK3S6R MTDK3S6R
37,51,68 VCCIO_3P3_PWRGATE VCCSFR_OC_EN NV_3V3_EN_OR NV_3V3_EN 26
4 R171 10K_04 4
2 2

Vinafix.com
60,63,69 SUSB#_EN GC6_FB_EN_PCH 26,41,51
R177 10K_04 U7 C639 C640 C641
U51
74AHC1G08GW 1u_6.3V_X5R_02
SN74LV1T32DCKR
3

3
*0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
*0_04 PR37

C643
R170 *0_04 5V
*0.1u_6.3V_X5R_02
R178 0_04 VDD3

1.8VA VIN
PJ37 *1mm
1 2
VREG5
PU24 Power-1.8VA
3.3VA VIN 7 'HIDXOW6+257
B 21 VCC VIN 8 PC261 PC263 PC262 B
VIN 9

0.1u_25V_X7R_06

4.7u_25V_X7R_08

4.7u_25V_X7R_08
VIN 22
VIN 24 D+P 20181004 + +
PC268 Power-1.8VA
PR275 1u_16V_X7R_06 TON 6 PR271 180K_1%_04 Power-1.8VA
10K_1%_04 Power-1.8VA
Power-1.8VA Power-1.8VA
BST 20 PR262 0_04 PC259
Power-1.8VA 0.1u_16V_X7R_04
Power-1.8VA Power-1.8VA
1.8VA_PGD 1 PGOOD Power-1.8VA
63 1.8VA_PGD
Power-1.8VA
VREG5 PR277 *10K_1%_04 Power-1.8VA
SW 10 Power-1.8VA
Power-1.8VA PS_1V8_PFM
3 11 Power-1.8VA 1.8VA
PFM* SW
SW 16
PR276 SW 17
DEFAULT SHORT 18 PL17
10K_1%_04
SW
SW 25 2 1 8A
PJ121 CCCA0520-1R0-MIC
3.3VA PR274 100K_04 2 Power-1.8VA 2 EN/DSG Power-1.8VA PC52 PC51 PC252 PC49 PC48
ISET 19 PR263 *6.8K_1%_04 Power-1.8VA
1.8VA

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

*22u_6.3V_X5R_06
Power-1.8VA Power-1.8VA PC260 100p_25V_NPO_02 Power-1.8VA
Power-1.8VA PC271
PR64 15K_1%_04 ?
23 SS FB 5 680p_50V_X7R_04
CV TEST
PC267 PR279 Power-1.8VA
PJ11 *CV-40mil
A 1 2 2200p_50V_X7R_04 PGND 12 10K_1%_04 A
3.3V
Power-1.8VA 4 AGND PGND 13
Power-1.8VA PR69 PGND 14 Power-1.8VA
PC270 PGND 15

*0.1u_16V_X7R_04 *10K_1%_04 AOZ2261NQI-11 PR278

Power-1.8VA Power-1.8VA
Power-1.8VA
4.99K_1%_04
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title

D01A footprint change


Power-1.8VA [68] 1.8VA/1.05V_XX/NV3V3
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 68 of 81


5 4 3 2 1

1.8VA, 1.05V_XX/NV3V3 B - 69
Schematic Diagrams

PEX_VDD, 1.2VS, 1V8_AON


1 2 3 4 5 6 7 8

PEX_VDD
PU23

AOZ2261NQI-11 PWR_SRC
5V

VIN 7
3.3V 21 VCC VIN 8 PC251 PC256 PC255
VIN 9

0.1u_25V_X7R_06

10u_25V_X6S_08

*4.7u_25V_X7R_08
VIN 22
PC250 VIN 24 D+P 20181004 D+P_20181011
1u_16V_X7R_06
PR256 TON 6 PR259 100K_1%_04
*10K_1%_04 PEX_VDD
A A

BST 20
PR251 PC249
0_04
PEX_VDD_PWRGD 1 PGOOD 0.1u_16V_X7R_04
VDD3 PR51 PR49 PR50 PR48
5V PR267 *10K_1%_04
SW 10 1.5_06 1.5_06 1.5_06 1.5_06
3 PFM* SW 11 PEX_VDD
SW 16
PR257 17
SW
SW 18
25 2
PL16
1
8A
10K_1%_04 SW PC54
CCCA0520-1R0-MIC *10u_6.3V_X5R_06 PR63
PS_1V8_EN_R
PR266 0_04 2 EN/DSG PR249 *6.8K_1%_04
26,69 NV_PEXVDD_EN PC227 PC242 PC221 PC228 PC50

5
5
5
5
ISET 19 PC243 100p_25V_NPO_02 1K_04

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

*22u_6.3V_X5R_06
B.Schematic Diagrams

PR250 15K_1%_04 4 PQ2


PDC3906Z

1
2
3
23 SS FB 5

D
PQ3
PC264
PC254 PR265 PC253 PR268 2SK3018S3
PR264 *0402_short G PC55
*0.1u_16V_X7R_04 2200p_50V_X7R_04 PGND 12 8.66K_1%_04 26,69 NV_PEXVDD_EN
100p_25V_NPO_02 *10u_6.3V_X5R_06

S
*10K_1%_04 4 AGND PGND 13
PGND 14
PGND 15
D02 ver change to 8.66K ohm
PR258

Sheet 69 of 81
2020/10/20
14.7K_1%_04

PEX_VDD,1.2VS, Cold boot/Optimus: 1V8 & VPP→NV_3V3→(NVVDD+MSVDD) →PEXVDD→FBVDDQ

1V8_AON B (All GPU power rails must ramp up after 1V8)


GC6 2.1 Exit: 1V8_RUN→NVVDD_L→NVVDD_S→PEX_VDD or 1V8_RUN→NVVDD_L→NVVDD_S & PEX_VDD
B

Vinafix.com 1.8VA
C670

10u_6.3V_X5R_06
1
1V8_AON

U9 G5016

6
C1221

10u_6.3V_X5R_06
1.8VA

2 IN1 IN2 7
IN1 IN2

1V8_AON
1A 13
14 OUT1 OUT2
8
9
1A 1V8_AON
OUT1 OUT2
PR287
1.8V_AON_CT1 12 10 1.8V_AON_CT1
10K_04 CT1 CT2
26 1V8_AON_PWRGD

VBIAS
C701 C712

GND

GND
EN1

EN2
0.1u_6.3V_X5R_02
100p_25V_NPO_02

15

11

5
R885 0_04 1V8_AON_ON VDD3
1V8_AON_ON
26 NV_1V8AON_EN
C671 C672
1u_6.3V_X5R_02
*0.1u_6.3V_X5R_02
C C

3.3V
1.2VS
1A
5V
PC45 PC42
PR38 PC44
10u_6.3V_X5R_06 0.1u_10V_X5R_04
*47K_04 PU22 1u_6.3V_X5R_04
G9661MF11U
3 4 PJ36
POK 1
VIN VCNTL
6
0.6A 1 2
1.2VS
POK VOUT
5 *1mm
1.2VS_EN 2 NC PR35 PC39 PC219 PC38
EN
Ra

82p_50V_NPO_04

22u_6.3V_X5R_06

0.1u_10V_X5R_04
8 7 5.1K_1%_04 GPU_GND_SENSE
9 GND VFB 26,70 GPU_GND_SENSE
PR36
PJ7 1 2 *CV-40mil GND VFB GPU_NVVDD_SENSE
D VDD3 26,70 GPU_NVVDD_SENSE D
PC41
100K_04 FBVDDQ_SENSE
For CV test 26,72 FBVDDQ_SENSE
0.1u_10V_X5R_04 PR225
FBVDDQ_SENSE_RTN
Rb 26,72 FBVDDQ_SENSE_RTN
10K_1%_04
PJ6 1 2 *CV-40mil
60,63,68 SUSB#_EN

Default short Vout = 0.8V ( 1 + Ra / Rb )

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[69] PEX_VDD, 1.2VS, 1V8_AON
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 69 of 81


1 2 3 4 5 6 7 8

B - 70 PEX_VDD, 1.2VS, 1V8_AON


Schematic Diagrams

NVVDD 1
1 2 3 4 5 6 7 8

EN Type R3 VDD3 NV3V3


Open Drain 10k
Push Pull NS PR55 PR54

*10K_1%_04

10K_1%_04
1V8_AON

PSI Mode
PR261 0_04
High High Phase Count 26,32,33,72 I2CC_SDA_PP

Hi-Z Auto Power Mode PR260 0_04


26,32,33,72 I2CC_SCL_PP
A PR191 100_04 A
Low Low Phase Count

1
PR56 0_04 NTC1 PR59
PC257
26 NV_NVVDD_EN

EWTF02-104F4F-N
0.01u_25V_X7R_04
AGND_MP2884A1 PC53 *1uF_25V_X7R_04 4.99K_1%_04

2
PR53 0_04 PR190 0_04
33 GPIO6_NVVDD_PSI#
AGND_MP2884A1
GPU_GND_SENSE 26,69
PR60
*100_04 PR189 0_04
14,26 NVVDD_PWRGD
GPU_NVVDD_SENSE 26,69
PR58 0_04 AGND_MP2884A1 MP2884A1_PWMVID

MP2884A1_VORTN

MP2884A1_VOSEN
33 GPIO0_NVVDD_PWM_VID
NVVDD

MP2884A1_TSNS
MP2884A1_SDA
MP2884A1_SCL
PR61 PR57 *0_04

MP2884A1_PSI

MP2884A1_EN
1V8_AON
*100_04 PR188 100_04
PR62 0_04 MP2884A1_VTEMP
71 NVVDD_DRMOS_VTEMP
AGND_MP2884A1

B.Schematic Diagrams
PR68 PC265
10K_04 0.01u_16V_X7R_04
PWMVID Vout
NV3V3 D02 ver change to 0.01u_16V_X7R_04 PU25

41

40

39

38

37

36

35

34

33

32

31
High VID in 24h 2020/10/21
AGND_MP2884A1

VTEMP

SCL

SDA
AGND

PWMVID

PGOOD

TSNS/BOOT

VORTN
EN

VOSEN
PSI
Hi-Z VID in 21h PR269 AGND_MP2884A1
*10K_04
Low VID in 1Fh
NVVDD_TALERT# 1 30
TALERT# T5

Sheet 70 of 81
PR270 *0_04
2 29 MP2884A1_VFB
T1 VFB
PR273 150_1%_04
3 28 MP2884A1_VDIFF PC266
T2 VDIFF

NVVDD 1
*1000p_50V_X7R_04
4 27
T3 T4 AGND_MP2884A1
PR66 61.9K_1%_04 PC272 1000p_50V_X7R_04
5 26 MP2884A1_IREF

B
NC
MP2884AGU-1309-Z IREF
PR65 PR67 402_1%_04 B
6 25 MP2884A1_IMON AGND_MP2884A1
NC IMON 4.99K_1%_04
PR70 3.32K_1%_04
7 24 MP2884A1_VDD18
NC ADDR AGND_MP2884A1
PR272 0_04
MP2884A1_PWM4 8 23 MP2884A1_VDD18

Vinafix.com
71 NVVDD_PHASE4_PWM PWM4 VDD18 PS_NVVDD_IMON_R 32
PR72
PR280 0_04 110_1%_04
MP2884A1_PWM3 9 22 PC273
71 NVVDD_PHASE3_PWM PWM3 VINSEN
1u_6.3V_X6S_04
PR281 0_04
MP2884A1_PWM2 10 21
71 NVVDD_PHASE2_PWM PWM2 CSSUM PWR_SRC_NV
AGND_MP2884A1AGND_MP2884A1
PR75 0_04 PR71 1.5M_1%_04

VDD33
PWM1
MP2884A1_PWM1 MP2884A1_VINSEN PWR_SRC_NV
71 NVVDD_PHASE1_PWM

CS4

CS3

CS2

CS1

1000p_50V_X7R_04
NC

NC

NC

NC
PC274 PR73
100K_1%_04

11

MP2884A1_VDD33 12

13

14

15

16

17

18

19

20
AGND_MP2884A1
MP2884A1_CSSUM
VDD3
PR286 0_04
PR285 PR284 PR283 PR282
1K_1%_04 1K_1%_04 1K_1%_04 510_1%_04

PC277
PR74 0_04 1u_16V_X7R_06

G0
AGND_MP2884A1

C C

+NVVDD
TDC 128A
71 NVVDD_PHASE4_CS
IccMax 300A
71 NVVDD_PHASE3_CS
Vboot 0.8V 71 NVVDD_PHASE2_CS

71 NVVDD_PHASE1_CS
Load Line 0mohm

D D

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[70] NVVDD 1 (Power)
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 70 of 81


1 2 3 4 5 6 7 8

NVVDD 1 B - 71
Schematic Diagrams

NVVDD 2
5 4 3 2 1

(0,6ROXWLRQ
(0,6ROXWLRQ PWR_SRC_NV
PWR_SRC_NV EMC4 0.01u_25V_X7R_04
EMC2 0.01u_25V_X7R_04

*TEPSLB21E156M8R
PC236
PC238 PC247 PC235 PC201
+

*TEPSLB21E156M8R

10u_25V_X6S_08

10u_25V_X6S_08
+ PC248 PC237 PC203 1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
1u_25V_X7R_06

14

1
PU20

14

1
PU21 PC202 1u_25V_X7R_06

VIN2

VIN1
PC204 1u_25V_X7R_06 21

VIN2

VIN1
21 BST
BST NVVDD_DRMOS_VCC 20
NVVDD_DRMOS_VCC 20 VCC 2 NVVDD
D
VCC 2 NVVDD PC225 SW
D
PC216 SW 1u_10V_X7R_06 3 PL12
1u_10V_X7R_06 3 PL13 SW HPRM-1074-R22-M
SW HPRM-1074-R22-M MP86941GQVT-Z 4 NVVDD_PH2 2 1
MP86941GQVT-Z 4 NVVDD_PH1 2 1 PR235 19 SW D+P_20180925
PR236 19 SW 2K_04 AGND
2K_04 AGND 16 17
16 17 SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 70,71
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 70,71 15 18
15 18 70 NVVDD_PHASE2_PWM PWM CS NVVDD_PHASE2_CS 70
70 NVVDD_PHASE1_PWM PWM CS NVVDD_PHASE1_CS 70
VIN

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

10

11

12

13
5

10

11

12

13

1
PC91 PC276 PC275
+ + +
3.3V

2
T55D107M025C0060

T55D107M025C0060

T55D107M025C0060
PR39 0_06
NVVDD_DRMOS_VCC
B.Schematic Diagrams

(0,6ROXWLRQ
PWR_SRC_NV
EMC5 0.01u_25V_X7R_04
PWR_SRC_NV (0,6ROXWLRQ
PC231

*TEPSLB21E156M8R
EMC3 0.01u_25V_X7R_04
+
PC245 PC232 PC198

10u_25V_X6S_08

10u_25V_X6S_08
1u_25V_X7R_06
PC233

*TEPSLB21E156M8R

14
PC246 PC234 PC213

1
+

10u_25V_X6S_08

10u_25V_X6S_08
1u_25V_X7R_06 PU18

Sheet 71 of 81
PC199 1u_25V_X7R_06

VIN2

VIN1
21

14

1
BST
PU19
PC200 1u_25V_X7R_06 NVVDD_DRMOS_VCC 20
NVVDD

VIN2

VIN1
21 VCC 2
BST SW

NVVDD 2
C PC211 C
NVVDD_DRMOS_VCC 20 NVVDD 1u_10V_X7R_06 3 PL10
VCC 2 SW HPRM-1074-R22-M
PC224 SW MP86941GQVT-Z 4 NVVDD_PH4 2 1
1u_10V_X7R_06 3 PL11 PR233 19 SW
SW HPRM-1074-R22-M 2K_04 AGND
MP86941GQVT-Z 4 NVVDD_PH3 2 1 16 17
19 SW SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 70,71
PR234
2K_04 AGND 15 18
16 17 70,71 NVVDD_PHASE4_PWM PWM CS NVVDD_PHASE4_CS 70,71
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 70,71

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
15 18
70 NVVDD_PHASE3_PWM PWM CS NVVDD_PHASE3_CS 70

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
Vinafix.com

10

11

12

13
5

10

11

12

13
(0,6ROXWLRQ
PWR_SRC_NV
EMC9 0.01u_25V_X7R_04

*TEPSLB21E156M8R
PC229
+ PC244 PC230 PC209

10u_25V_X6S_08

10u_25V_X6S_08
1u_25V_X7R_06

14

1
PU17
PC210 1u_25V_X7R_06

VIN2

VIN1
21
BST
NVVDD_DRMOS_VCC 20
VCC 2 NVVDD
PC223 SW
1u_10V_X7R_06 3 PL9
SW HPRM-1074-R22-M
MP86941GQVT-Z 4 NVVDD_PH4-1 2 1
PR248 19 SW
B 2K_04 AGND B
16 17
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 70,71
15 18
70,71 NVVDD_PHASE4_PWM PWM CS NVVDD_PHASE4_CS 70,71

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
5

10

11

12

13
(0,6ROXWLRQ
NVVDD
NVVDD_PH1
NVVDD GPU DECOUPLING NVVDD
NVVDD_PH2
NVVDD_PH3
B2 冯 NVVDD_PH4
120A 2PCS 0805 CO-LAY

+
PC27

PSLB30E227M EMC14 EMC15 EMC16 EMC17


+

PC28

0.01u_25V_X7R_04

0.01u_25V_X7R_04

0.01u_25V_X7R_04

0.01u_25V_X7R_04
2.2_06

2.2_06

2.2_06

2.2_06
PC15 PC16 PC25 PSLB30E227M PC174

PR211

PR212

PR213

PR214
+ PC30+ PC29+ PC168
+ PC167 +
22u_4V_X6S_06 *22u_4V_X6S_06 *22u_4V_X6S_06 *47u_2.5V_X6S_08 PC169

2200p_50V_X7R_04

2200p_50V_X7R_04

2200p_50V_X7R_04

2200p_50V_X7R_04
330U_2V_D2_D

EEFSR0D221R4

330U_2V_D2_D

330uF_2V_5*5*4.2
EEFSR0D221R4
PC18 PC32
PC17 PC22

PC197

PC212

PC214

PC215
*22u_4V_X6S_06 *47u_2.5V_X6S_08 PC31 layout ⺢嬘
*22u_4V_X6S_06 *22u_4V_X6S_06
A A
*47u_2.5V_X6S_08
PC21 PC19 PC33
PC23
*22u_4V_X6S_06 *22u_4V_X6S_06 *47u_2.5V_X6S_08 12/28
*22u_4V_X6S_06
D02 ver EMI request
PC20 Thermal team暨㯪
PC14 2020/10/22
*22u_4V_X6S_06
22u_4V_X6S_06

PC24
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
*22u_4V_X6S_06 Title
[71] NVVDD 2 (Power)
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 71 of 81


5 4 3 2 1

B - 72 NVVDD 2
Schematic Diagrams

FBVDD
VDD3 NV3V3
EN Type R3
Open Drain 10k R11(PTC) close to hot area you concern
Push Pull NS
PR45 PR47 1V8_AON
*10K_04 10K_1%_04
PSI Mode
PR44 0_04
High High Phase Count 26,32,33,70 I2CC_SDA_PP

Hi-Z Auto Power Mode

D+P_20180925
PR52 0_04 EWTF02-104F4F-N
26,32,33,70 I2CC_SCL_PP
Low Low Phase Count

1
NTC2 PR230 PC46 100_04 PR244
PR46 0_04
26,73 NV_FBVDDQ_EN

0.01u_50V_X7R_04
4.99K_1%_04
PR243 0_04 AGND_MP2884_1 PC47 *1uF_25V_X7R_04

2
PR245 0_04
33 GPIO25_FBVDD_PSI#
AGND_MP2884_1
FBVDDQ_SENSE_RTN 26,69
PR229
*100_04 PR247 0_04
32 DGPU_PWRGD
FBVDDQ_SENSE 26,69
PR242 0_04
AGND_MP2884_1 MP2884A_PWMVID_1

MP2884A_VORTN_1

MP2884A_VOSEN_1
33 GPIO8_MEM_VDD_CTL
FBVDDQ

MP2884A_TSNS_1
MP2884A_SDA_1
MP2884A_SCL_1
PR228 PR241 *10K_1%_04

MP2884A_PSI_1

MP2884A_EN_1
*100_04
1V8_AON Remote sense close to load point
PR226 0_04 MP2884A_VTEMP_1 100_04 PR246 R9/R19/R14/R15 close to GPU
73 FBVDD_DRMOS_VTEMP
AGND_MP2884_1
PR227 PC43

B.Schematic Diagrams
10K_1%_04 0.01u_16V_X7R_04
PWMVID Vout
NV3V3 D02 ver change to 0.01u_16V_X7R_04 PU1

41

40

39

38

37

36

35

34

33

32

31
High VID in 24h 2020/10/21
AGND_MP2884_1

PSI
VTEMP

SCL

TSNS/BOOT
AGND

EN

SDA

VORTN

VOSEN
PWMVID

PGOOD
Hi-Z VID in 21h PR42 AGND_MP2884_1
*10K_1%_04
Low VID in 1Fh

Sheet 72 of 81
FBVDD_TALERT# 1 30
TALERT# T5

2 29 MP2884A_VFB_1 PR41 *R_04


T1 VFB

FBVDD
PC220
3 28 MP2884A_VDIFF_1 150_1%_04 PR40 *C_04
T2 VDIFF

4 27
T3 T4 AGND_MP2884_1
PR231 61.9K_1%_04 PC40 1000p_50V_X7R_04
5 26 MP2884A_IREF_1
NC
MP2884AGU-1304-Z IREF
PR220 PR219 294_1%_04
6 25 MP2884A_IMON_1 AGND_MP2884_1
NC IMON

Vinafix.com
18.2K_1%_04

7 24 PR210 3.32K_1%_04 MP2884A_VDD18_1


NC ADDR AGND_MP2884_1

8 23 MP2884A_VDD18_1
PWM4 VDD18 PR218 G0-768_1%_04
C642 430_1%_04
9 22
PWM3 VINSEN 1u_16V_X7R_06
PR206 0_04
MP2884A_PWM2_1 10 21 G0
73 FBVDD_PHASE2_PWM PWM2 CSSUM AGND_MP2884_1AGND_MP2884_1 PWR_SRC_NV_FB
PR207 0_04 PR232 1.5M_1%_04

VDD33
PWM1

MP2884A_PWM1_1 MP2884A_VINSEN_1 D+P_20181022


73 FBVDD_PHASE1_PWM

CS4

CS3

CS2

CS1
NC

NC

NC

NC
PR32
100K_1%_04
11

MP2884A_VDD33_1 12

13

14

15

16

17

18

19

20
PC37 D+P_20181022
1000p_50V_X7R_04

D+P_20180925
AGND_MP2884_1
MP2884A_CSSUM_1
VDD3
AGND_MP2884_1 PR208 PR209

1K_1%_04
PR204 0_04

1K_1%_04
PC36
1u_16V_X7R_06
PR217 0_04

AGND_MP2884_1

FBVDD
TDC 46A
IccMax -----
Vboot ----- 73 FBVDD_PHASE2_CS
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
73 FBVDD_PHASE1_CS
Load Line 0mohm Title
[72] FBVDD (MP2884A)
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 72 of 81

RX

FBVDD B - 73
Schematic Diagrams

FBVDD
5 4 3 2 1

BST Cap must be 0402 size!!

D D
(0,6ROXWLRQ
PWR_SRC_NV_FB (0,6ROXWLRQ
PC222 *0.1u_25V_X5R_04 PWR_SRC_NV_FB
B2 冯 2PCS 0805 CO-LAY PC207 *0.1u_25V_X5R_04
B2 冯 2PCS 0805 CO-LAY
PC195 PC208

*TEPSLB21E156M8R

10u_25V_X6S_08

10u_25V_X6S_08
PC196 PC186 PC193 PC206
+

*TEPSLB21E156M8R

10u_25V_X6S_08

10u_25V_X6S_08
1u_25V_X7R_06 PC194 PC184
+
M-C0603 1u_25V_X7R_06
M-C0603

14

1
PU15

14

1
PC187 1u_25V_X7R_06 PU14

VIN2

VIN1
21 PC185 1u_25V_X7R_06

VIN2

VIN1
BST 3.3V 21
FBVDD_DRMOS_VCC 20 M-C0603 BST
VCC 2 FBVDDQ FBVDD_DRMOS_VCC 20 M-C0603
PC192 SW VCC 2
1u_10V_X7R_06 3 PL8 PR31 0_06 PC191 SW FBVDDQ
D+P_20180925 SW BCIH0735-R22N 1u_10V_X7R_06 3 PL7
MP86903-CGLT-Z 4 2 1 D+P_20180925 SW BCIH0735-R22N
SW MP86903-CGLT-Z
B.Schematic Diagrams

PR30 19 4 2 1
2K_04 AGND PR29 19 SW
16 17 2K_04 AGND
SYNC VTEMP/FLT FBVDD_DRMOS_VTEMP 72,73 16 17
15 18 SYNC VTEMP/FLT FBVDD_DRMOS_VTEMP 72,73
72 FBVDD_PHASE1_PWM PWM CS FBVDD_PHASE1_CS 72 15 18
72 FBVDD_PHASE2_PWM PWM CS FBVDD_PHASE2_CS 72

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
5

10

11

12

13
Sheet 73 of 81

10

11

12

13
C C

FBVDD

Vinafix.com VDD3 PR152


FBVDDQ

PR151 PR150 PR153


FBVDDQ
15_1%_06 15_1%_06 15_1%_06 15_1%_06

*10u_6.3V_X5R_06 PC3

15R ⎒㚱06㰺㚱08size
B + PC11+ PC163 + PC12 + PC8 + PC164 B
PR15

EEFSR0D221R4

330uF_2V_5*5*4.2

EEFSR0D221R4

EEFSR0D221R4

330uF_2V_5*5*4.2
5
5
5
5
2K_04

4 PQ10
PDC3906Z

1
2
3
D+P_20181023

D
PQ1
2SK3018S3
PR12 *0402_short G PC2
26,72 NV_FBVDDQ_EN 檀⹎旸⇞
*10u_6.3V_X5R_06

S
䨢 攻 ᶵ 嵛 remove
2020/08/12

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[73] FBVDD (MP86941, PWM1~PWM2)
Size Document Number Rev
Custom PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 73 of 81


5 4 3 2 1

B - 74 FBVDD
Schematic Diagrams

AC_In, Charger
1 2 3 4 5

SMART CHARGER TI24780S


6/$9($''5(66E [+

A A

A
PD11 PD10
MDL914S2 MDL914S2

C
CHARGER CHARGER

VDD3
VA1

VIN
PR105
200K_1%_04
L21 CHARGER CHARGER
PR104
HCB2012KF-800T80 CHARGER
CHARGER PQ12 VA PQ11 CHARGER CHARGER CHARGER B2 冯 2PCS 0805 CO-LAY
MDU1721 SM4373NSKPC-TRG CHARGER CHARGER CHARGER CHARGER
J_DC_JACK1 L23 PRS1 45.3K_1%_04 CHARGER CHARGER PC296
HCB2012KF-800T80 0.01_1%_32 CHARGER 10u_25V_X5R_08

B.Schematic Diagrams
D S S D PC297
4

1
PTVS1
C1001

PC110 PC108 PC279 PC280 PC281 PC298


C

0.047u_25V_X7R_06
3 PC107 PC112 PC113 CHARGER PC284 PC283 PC288 + +
3 +
5

1000p_50V_X7R_04

0.1u_25V_X7R_06

1000p_50V_X7R_04
+ PR291 PC69 0.1u_25V_X7R_06 0.1u_25V_X7R_06 0.1u_25V_X7R_06

1500p_50V_04
2DC3003-002211 PR28 PR27 PR21 PR24 10_1%_06 1u_25V_X5R_06 4.7u_25V_X7R_08 *25TQC15MYFB PC289
G

G
*T58W0475M025C0500
0.1u_25V_X7R_06

0.1u_25V_X7R_06

0.1u_25V_X7R_06

*0402_short *0402_short CHARGER


ULTRASO-8 ULTRASO-8
CHARGER 0.01u_25V_X7R_04

D
A

4.7_06
4.7_06 PR25 PR114
SMAJ20A

4.7_06 CHARGER 4.02K_1%_04 CHARGER


PC78 BATDRV G PQ14

Sheet 74 of 81
SM4373NSKPC-TRG

S
PC77 REGN PC71 2.2u_16V_X5R_06
CHARGER PC282
ULTRASO-8
CHARGER CHARGER CHARGER 0.1u_25V_X7R_06 PC68 CHARGER
PC7

0.1u_25V_X7R_06
CHARGER BTST CHARGER 0.01u_25V_X7R_04 CHARGER J_BAT1
2.2u_25V_X5R_08

2
3
4
CHARGER 0.1u_25V_X7R_06 PR96 0_06 CHARGER
CHARGER CHARGER PR294 PR293 HIDRVCHARGER 50458-00901-002

AC_In, Charger
CHARGER 4.02K_1%_04 4.02K_1%_04 CHARGER PR79 0_04 1 PQ17 PL19 B2 冯 2PCS 0805 CO-LAY

29

28
27
26
25
24
23
22
CHARGER PU5 CHARGER AON6992 BCIHP0730-4R7M PRS2
P/N = CHARGER 9 2 1 0.01_1%_32 V_BAT 1

GND_2

LODRV
GND_1
PHASE
HIDRV
VCC

BTST
REGN
2

PC293

PC300
B PCB Footprint = TDC-099DHSR2-L-005-J-1 CHARGER CHARGER PC70 PC299 B
CHARGER CHARGER CHARGER 0.1u_25V_X7R_06 8 BAT_DET 3
CHARGER 51 BAT_DET
CHARGER ACN 1 21 Phase SMD_BAT HCB1005KF-121T20 4
ACN ILIM + + + 5
PR297 ACP 2 20 LODRV SMC_BAT PL20HCB1005KF-121T20
PL21
ACP SRP CHARGER 6

10u_25V_X5R_08

10u_25V_X5R_08
*25TQC15MYFB
CMSRC 3 19

5
6
7
BQ24780SRUYR CHARGER
470K_04 ACDRV 4 CMSRC SRN 18 7
CHARGER CHARGER
ACDRV BATDRV 8

EMC12

EMC13

EMC11
ACPRES 5 17 SRP PR112 10_04
ACDET 6 ACOK BATSRC 16 SRN PR113 9

PROCHOT#

C
CHARGER IOUT 7 ACDET TB_STAT# 15 10_04
CHARGER

CMPOUT
IADP BATPRES# PD7 PD6 PD8 PD9 CHARGER

IDCHG
CHARGER

CMPIN
PMON
PC82 PR122

SDA
SCL
Vinafix.com

*MMSZ5232BS

*MMSZ5232BS

33p_25V_NPO_02

33p_25V_NPO_02

33p_25V_NPO_02
SS1040WG

SS1040WG
PR295 10_04 PC83
SMC_BAT 26,36,51,65
0.1u_25V_X7R_06

IDCHG CHARGER 0.1u_25V_X7R_06

A
75K_1%_04 TB_STAT

8
9
10
11
12
13
14
SMD_BAT 26,36,51,65
CHARGER PC85
PC92 CHARGER
CHARGER CHARGER PR123 CHARGER PC84

0.1u_25V_X7R_06
100p_25V_NPO_02 10K_1%_04 PR124
CHARGER

0.1u_25V_X7R_06
*10K_1%_04 CHARGER
CHARGER CHARGER
PR292 CHARGER CHARGER CHARGER
CHARGER
2.2_06 CHARGER CHARGER CHARGER
CHARGER
100p_25V_NPO_02

PR103 *0_04 CHARGER (0,6ROXWLRQ


PC95 PR134 VDD3 CHARGER
CHARGER
CHARGER *10K_1%_04 PC306
PR133 0_04 PR136 CHARGER 4700p_50V_X7R_04
65 PSYS CHARGER
47K_1%_04 PR135 *75_1%_04
CHARGER H_PROCHOT# 5,65
CHARGER CHARGER
CHARGER CHARGER
VREG3 CHARGER 3.3VS (0,6ROXWLRQ

SMD_BAT PR137 0_04 PQ16 PR288


PR81 MTE1K0P15KN3 300K_1%_04
SMC_BAT PR138 CHARGER
0_04 V_BAT S D
BAT_VOLT 51
100K_04
CHARGER CHARGER CHARGER

C
PR290 PR289 PC285

G
AC/BATL# 33
PD5
D

VREG3 100K_1%_04 CHARGER 60.4K_1%_04 0.1u_25V_X5R_04 *RB0540S2


PQ5
C G 2SK3018S3 D02 ver change to 100K ohm CHARGER C

A
2020/10/21 CHARGER
S

PR95 PR296 0_04 CHARGER CHARGER


TOTAL_CUR 51
CHARGER
47K_04 CHARGER
CHARGER PC93 PC310
PR298 Remove PFM_ADC_FILTER_EN

D
AC_IN# 5,51
100p_25V_NPO_02 24K_1%_04 1u_25V_X5R_06
C

PD2
C A B CHARGER CHARGER G
PR101 10K_04 PQ7 PQ15
VA VDD3
BTN3904 2SK3018S3

S
CHARGER
ZD5245BS2 CHARGER
E

CHARGER Option close to EC CHARGER


PR102 CHARGER
10K_04
AC_IN

CHARGER

D D

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[74] AC_IN,CHARGER(Power)
Size Document Number Rev
A2 PC50 6-71-PC5D0-D02 D02

Date: Monday, January 04, 2021 Sheet 74 of 81


1 2 3 4 5

AC_In, Charger B - 75
Schematic Diagrams

Audio Board

5 4 3 2 1

USB3.1 GEN2 PORT1 USB 3.0 port (CHARGER) Connector CGND

D02 Change footprint


C_VDD5 C_USBVCC3.0
CU4 80 mil
USB3.1姕妰夷䭬婒㖶⤪ᶳ: CB Smart CDP 5 1
1. ᶵ䭉夷㟤㗗USB3. 1 Gen1 or Gen2 悥⽭枰ἧ䓐USB Port 1~Port 4 USB GEN2 (昌USB port⣏㕤4ᾳ) pin8 pin4 Function VIN VOUT
CC46 2 C_J_CN1
2. 夷㟤㗗USB3. 1 Gen1 or Gen2䓙BIOS姕⭂ 0 X DCP autodetect with GND CC24 C_SPDIFO 24 25
10u_6.3V_X5R_04 4 3 C_CARDRTD3_WAKE# 23 26 C_PCIE_TXP15_CARD
mouse/keyboard wake up EN# OC# C_RTD3_CARD_PERST# C_PCIE_TXN15_CARD

0.1u_6.3V_X5R_02
Cardreader board 22 27
uP7549UMA5-20 C_GPIO_CARD 21 28
1 0 S0 Charging with SDP CGND 2A/90mohm C_CR_CLKREQ# 20 29 C_PCIE_RXP15_CARD
C_USB_DD_ON# Cardreader board C_SUSB# 19 30 C_PCIE_RXN15_CARD
CGND C_DD_ON 18 31
C_USB_PWR_EN# 17 32 C_CLK_PCIE_CARD
D 1 1 S0 Charging with CDP C_GPIO_CARD_AUX 16 33 C_CLK_PCIE_CARD# D
C_VDD5 15 34
If select CB pin contact to SUSB#, you can Support Cardreader board C_USB3_TXP1 14 35
㬌暣⭡BY PCH OR BRIDGE天㯪⺢嬘 CC23 22u_6.3V_X5R_06 C_USB3_TXN1 13 36
USB3.0 0.1U CLOSE TO CONNECTOR
DCP mode and Apple-compliant devices charge in C_VDD3
12 37
USB3.1 0.22U S3 status. C_USB3_RXP1 C_3.3V
USB ESD NET ⎗SWAP, USB3.0ᶵ⎗↮攳 CC22 22u_6.3V_X5R_06 Cardreader board Cardreader board 11 38
CR15 C_USB3_RXN1 10 39
CD2 Cardreader board Cardreader board
USB3.0 ESD 暨ᶲẞ C_USBVCC3.0 10K_04 9 40
ESD73034D 100mils SLG55593VTR : 6-02-55593-9D0
C_USB3_TXP1 CC29 CC21 Cardreader board
0.1u_10V_X7R_04 C_USB3_TX1P C_SUSB# C_USB_PN1 8 41

+
*EEFCX0J221YR CGND CR39 *0_04
6 5 C_USB3_TX1PJ 220u,6.3V,ESR=15mΩ,H=1.9mm CU5 C_USB_PP1 7 42 C_HP_AMP_EN
C_USB3_TXN1 CC28 0.1u_10V_X7R_04 C_USB3_TX1N 7 4 C_USB3_TX1NJ C_DD_ON CR40 0_04 8 1 C_USB_DD_ON# 6 43 C_FRONT-JD
Cardreader board CB PRE# C_MIC1-JD
8 3 5 44
C_USB3_RXP1 CGND CGND
C_USB3_RX1_PJ C_USB_PN1 C_USB_PN1_R C_HEADPHONE-L
Cardreader board 9 2 C_J_USB3_1 7 2 4 45
C_USB3_RXN1 C_USB3_RX1_NJ TDM DM C_5VS C_HEADPHONE-R
Cardreader board 10 1 Standard-A 3 46
C_USB3_TX1PJ C_USB_PP1 C_USB_PP1_R C_VDD5
9 GND1 6 3 2 47
USB3.0 䘬 3.0悐ấCOMMON CHOCK⍾㴰 1 SSTX+ SHIELD TDP DP CR13 1 48 C_MIC2

GND
C_USB3_TX1NJ 8 VBUS GND2 5 4 100K_04 49 C_MIC1_R_M
B.Schematic Diagrams

Cardreader board C_VDD5


C_USB_PN0_RJ 2 SSTX- SHIELD VCC CDP Cardreader board 50 C_MIC1_L_M
CD3
4 D- GND3 CC25 SLG55593VTR

9
CL1 6 5 C_USB_PP0_RJ C_USB_PP0_RJ 3 GND SHIELD TDFN8-2X2MM
C_USB_PN1_R 4 3 USB_PN1_RL 7 4 C_USB_PN0_RJ C_USB3_RX1_PJ 6 D+ GND4 0.1u_6.3V_X5R_02 Cardreader board
8 3 7 SSRX+ SHIELD
CGND Cardreader board FP225H-050S10M
C_USB_PP1_R 1 2 USB_PP1_RL 9 2 C_USB3_RX1_NJ 5 GND_D CGND
CGND SSRX- Cardreader board
*WCM2012F2S-161T03-short 10 1 CGND
CGND CGND
Cardreader board
⼭EMI CHECK⼴㰢⭂㗗⏎㓡䁢SHORT C19009-90905-L FOOTPRINT-R CUDG
ESD73034D 6-21-B4A20-009 CGND
CGND USB-C19005 C_USB_PN1 CR41 0_04 C_USB_PN1_R Cardreader board
W/O USB CHARGER
Sheet 75 of 81
Cardreader 暨ᶲẞ
USB2.0 ESDboard C_USB_PP1 CR42 0_04 C_USB_PP1_R Cardreader board
Cardreader board
C_USB_PWR_EN# CR14 0_04 C_USB_DD_ON# Cardreader board
PCBfootprint:
dfn10-2_5x1mm-short

Audio Board W/O RTD3 CR15 ⎗䚜㍍SHORT


W RTD3 CR15 ᶵᶲẞ

C_3.3V_IN C_3.3VAUX 2015/12/9


SP7: internal pull-down 200k
劍ἧ䓐microSD socket,
⇯SD_WP(#29)ᶵ⎗䨢㍍,⽭枰㍍GND
CGND

T35
C_SD_CD#
C_MS_INS# C_CR1_LEDN CR24
Cardreader board
10K_04 C_3.3V_IN
C_3.3VAUX
Electric Function Detect Switch
Without Card Open
Cardreader board

C_CARD_WAKE#
Instered Card Close

C_SD_LN0_M
*10K_04 C_CARD_WAKE#

C_SD_LN0_P
C CR28 *0_06 CR22 C
Switch Diagram Detect -- Common
Cardreader board Cardreader board C_3.3V_IN CC16 CC17
CR16 PCH䪗㑯ᶨPULL UP
CR23 *10K_04 10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 COMMON DETECT
C_AV12 C_DV12_S Cardreader board PCH GPI0 Cardreader board Cardreader board

Vinafix.com
C_CARD_WAKE# C A C_CARDRTD3_WAKE# NEAR PIN27

32
31
30
29
28
27
26
25
40 mil
CR6 *28mil_06 CD1 RB751S-40H CU2 CGND CGND
COMMON : PIN 9 OF SIGNAL CONTACT

GPIO
WAKE#
MS_INS#
SD_CD#
SP7

SD_LN0_P
3V3aux

SD_LN0_M
Cardreader board
Cardreader board DETECT : PIN 10 OF SIGNAL CONTACT
C_3.3V W/O RTD3 CR23 ⎗䚜㍍SHORT C_3.3V_IN
W RTD3 CR23 ᶵᶲẞ PCIE TX AC CAP NEAR PCH Cardreader board C_CN1
40 mil 暨䡢娵PCIE TX,RX㗗㚱ᷚ暣⭡(0.1U) C_RTD3_CARD_PERST#1 24 C_SDREG2
CR19 *0_06 CC39 1u_6.3V_X5R_02 CGND
100ohm +/- 15% C_CR_CLKREQ# 2 PERST# SDREG2 23 C_SD_LN1_M C_SD_D0 7 6
CLKREQ# SD_LN1_M NEAR PIN24 DATA0 VSS
Cardreader board C_PCIE_TXP15_CARD 3 22 C_SD_LN1_P C_SD_D1 8 16
C_PCIE_TXN15_CARD 4 HSIP SD_LN1_P 21 C_SP6 CR29 33_04 C_SD_D2 CC38 *5p_50V_NPO_04 C_SD_D2 1 DATA1 VSS 19
C_CLK_PCIE_CARD HSIN SP6 C_SP5 CR30 C_SD_D3 CGND C_SD_D3 DATA2 VSS
5 20 33_04 2 22
C_CLK_PCIE_CARD# REFCLKP SP5 C_SP4 CR31 C_SD_CMD CD/DATA3 VSS

SP1/SD_RCLK_M
6 19 4

SP2/SD_RCLK_P
33_04 Cardreader board
C_PCIE_RXP15_CARD CC9 0.1u_10V_X7R_04 C_HSOP 7 REFCLKN QFN32 SP4 18 C_DV33_18 CC40 1u_6.3V_X5R_02 CGND
C_VCC_CARD C_SD_CLK 5 VDD
C_PCIE_RXN15_CARD CC8 0.1u_10V_X7R_04 C_HSON 8 HSOP DV33_18 17 C_SP3 CR32 33_04 C_SD_CLK C_SD_CMD 3 CLK
HSON SP3 CMD

CARD_3V3
NEAR PIN18 CC18 CC45 C_SD_CD# 9

SD_VDD2
Cardreader board
Cardreader board CD
Cardreader board

3V3_IN

DV12S
RREF
DEVICE PCIE,CLK,CLKREQ℞ROOTPORT暨䚠⎴ Cardreader board CC42 *10u_6.3V_X5R_06 0.1u_6.3V_X5R_02

AV12
Cardreader board Cardreader board 15
C_3.3V C_3.3V C_SD_LN0_P SWIO
33 GND Cardreader board *0.1u_6.3V_X5R_02 17
CGND C_SD_LN0_M D0+
CC2 CU1 G5016 CC7 Cardreader board CGND CGND 18
RTS5250S

C_RREF9
10
11
12
C_SD_VDD2 13
14
15
16
Cardreader board D0- 10
0.1u_6.3V_X5R_02 1 6 0.1u_6.3V_X5R_02 CGND C_SD_LN1_M 20 GND 11
Cardreader board 2 IN1 IN2 7 CR18 C_SP2 CR27 33_04 C_SD_D0 C_SD_LN1_P 21 D1- GND 12
CGND IN1 IN2 CGND Cardreader board Cardreader board 14 D1+ GND 13
C_3.3VAUX
4A 13
14 OUT1 OUT2
8
9
6A C_3.3V_IN Cardreader board
CGND C_SP1 CR33 33_04 C_SD_D1 C_SD_VDD2 VDD2 GND
Cardreader board 6.2K_1%_04 Cardreader board MR75-AP401-42
CC6 OUT1 OUT2 CC1 CC27 CC26 P/N = CGND
12 10
CT1 CT2 C_AV12 C_DV12_S
0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 *10u_6.3V_X5R_06 0.1u_6.3V_X5R_02
VBIAS

Cardreader board CC32 CC33 4/2/2018


GND

GND
EN1

EN2

CGND Cardreader board CC34 CC41 CC37


CGND 470p_50V_X7R_04 220p_50V_NPO_04 CGND CGND
Cardreader board Cardreader board 0.1u_6.3V_X5R_02 4.7u_6.3V_X5R_04 0.1u_6.3V_X5R_02 C_HEADPHONE-LC_R
3

15

11

CGND
B CGND NEAR PIN10 CGND NEAR PIN14 Cardreader board C_HEADPHONE-RC_R B

C_3.3V CR3 *10K_04


Cardreader board
CR36 *10K_04
Cardreader board
C_3.3V
Cardreader board
Cardreader board
C_3.3V_IN

CC12
CGND

CC35
C_VCC_CARD
CGND Cardreader board
Cardreader board C_FRONT-JD

C_MIC2_R
HP COMBO JACK
C_VDD3

2
C_GPIO_CARD_AUX CR2 10K_04 CC4 CR1 10K_04 C_GPIO_CARD Cardreader board C_COMBO_JACK2
Cardreader board 1u_6.3V_X5R_02 Cardreader board 10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 CC15 3 G
CC5 CC3 Part number : 6-24-40001-020 CD9 CD10 CD11 CD8 C_HEADPHONE-LC_R CUDG 1 L
Cardreader board
CGND 0.1u_6.3V_X5R_02 D02 ver

15KV/0.2PF CESD0201UC5VB-M

*15KV/0.2PF CESD0201UC5VB-M

*15KV/0.2PF CESD0201UC5VB-M

*15KV/0.2PF CESD0201UC5VB-M
INPUT RTD3 EN L 3.3VAUX L *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 NEAR PIN11 EMI request CR49 0_04 5 D
OUTPUT RTD3 EN H 3.3VAUX H C_3.3V C_FRONT-JD CUDG
Cardreader board CGND CGND 2020/10/27 Cardreader board 6 G

1
Cardreader board
CGND CGND CGND Cardreader board C_HEADPHONE-RC_R 2 R
Cardreader board C_MIC2_R 4 M
CR25 Cardreader board
Cardreader board 2SJ3098-003111F
Gain BG0 BG1 0_04
PCB Footprint = 2SJ3098-013111F-1
Cardreader board
CUDG P/N = 6-20-B28V0-006
-6db L L C_AMP_5V3V Cardreader board
0db H L
3db L H Cardreader board
CC11 CC13 Cardreader board
6db H H C_MIC2 C_MIC2_R
10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 CR50 0_04 CL5 FCM1005KF-121T03
CO-LAY Cardreader board C_HEADPHONE-LC CR45 0_04 CL3 FCM1005KF-121T03 C_HEADPHONE-LC_R
CR4 *0_04

Cardreader board
CR5 22_04
C_HEADPHONE-LC
CUDG CUDG

CR21 0_04 C_HP_AMP_EN


MIC JACK C_HEADPHONE-RC CR48

Cardreader board Cardreader board


0_04

CR44 CR47
CL4 FCM1005KF-121T03

CC48 CC49 CR43 CR46


C_HEADPHONE-RC_R

CC50

*22K_04

*22K_04

100p_25V_NPO_02

100p_25V_NPO_02

*1K_04

*1K_04

100p_25V_NPO_02
Cardreader board Cardreader board
CUDG CC10 CR20 Cardreader board Cardreader board Cardreader board
16
15
14
13

CU3 Cardreader board C_HP1 Cardreader board Cardreader board


Cardreader board 0.1u_6.3V_X5R_02 10K_04 Cardreader board 6 Cardreader board Cardreader board
OUTL
SGND
VDD
EC

Cardreader board C_MIC1_R_MCL7 FCM1005KF-121T03 1 Cardreader board Cardreader board


CUDG C_3.3V C_MIC1_L_M CL6 FCM1005KF-121T03 4 Cardreader board
C_HEADPHONE-L CC36 2.2u_6.3V_X5R_04 C_SV3H715PHONE-LC 1 12 CUDG CR34 *0_04 Cardreader board 7 CUDG CUDG
INL- PVDD C_MIC1-JD CUDG
2 11 Cardreader board 5
INL+ CP

1
3 10 CC20
INR+ PGND

1
C_HEADPHONE-R 2.2u_6.3V_X5R_04 C_SV3H715PHONE-RC 4 C_5VS

*AVLC5S02100 CD5

*AVLC5S02100 CD6

CD7
CC44 VSS 9 CC14 Cardreader board A
INR- CN 2.2u_6.3V_X5R_04 Cardreader board CC53 CC51 B DRIVE 1CR4 *0_02 4CR4 *0_02
OUTR

PVSS

2.2u_6.3V_X5R_04 Cardreader board C IC CH1 CH3


A C_3.3V A

100p_25V_NPO_02

100p_25V_NPO_02

*AVLC5S02100
GO

17 CC31 TX 2 2 2CR4LAN BOARD


*0_02 5CR4LAN BOARD
*0_02
G1

CR38 CR26 CR35 CR37 EPAD CGND Cardreader board 2SJ3011-003111F 5 5

2
TPA6132A2 Cardreader board Cardreader board 3 1 3 1 3CR4LAN BOARD
*0_02 6CR4LAN BOARD
*0_02
5
6
7
8

2
100K_04 100K_04 0_04 0_04 CR8 Cardreader board CGND 4 4
CC19 CUDG CR10 Cardreader board 100p_25V_NPO_02 7CR4LAN BOARD
*0_02 8CR4LAN BOARD
*0_02
Cardreader board D02 CHANGE Cardreader board *MTH7_0D2_8 *MTH6_0D2_3
Cardreader board 2.2u_6.3V_X5R_04 *10K_04 CC47 0.1u_6.3V_X5R_02 Cardreader board CGND CGND CGND LAN BOARD LAN BOARD
C_BG1
Cardreader board
C_BG0
*10K_04 㔯⫿≈姣HP+SPDIF CGND CGND
Cardreader board Cardreader board CC43 0.1u_6.3V_X5R_02 CUDG CUDG
Cardreader board Cardreader board C_SPDIFO CL2 FCM1005KF-121T03 CH4 CH2
Cardreader board Cardreader board CC52 0.1u_6.3V_X5R_02 Cardreader board *H3_0B4_5D2_0 *H4_0B4_5D2_0
CR9 *0_04 CR7 22_04 Cardreader board
Cardreader board
CR11 CR12 Cardreader board
Cardreader board CC54 0.1u_6.3V_X5R_02
Cardreader board
Cardreader board
Cardreader board
CR16 CC30 Title
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
CUDG
CO-LAY C_HEADPHONE-RC 10K_04 10K_04
CR17 *0_04
Cardreader board
220_04 100p_25V_NPO_02
[75] AUDIO board-C
Cardreader board Size Document Number Rev
6-02-61322-AW0 TPA6132A2 CUDG CUDG
CGND CUDG
Cardreader board
A2
PC50 6-71-PC5D8-D01 D01

6-02-61322-AW0 SV3H706 CGND CGND CGND CGND Date: Monday, January 04, 2021 Sheet 75 of 81

5 4 3 2 1

B - 76 Audio Board
Schematic Diagrams

LAN Board
1 2 3 4 5 6 7 8

LAN BOARD 慷䓊䡢娵⼴暣旣,㓡SHORT暞ẞ 暞ẞ㔠:33 pcs


LAN (RTL8111H LDO MODE ONLY) (W>60mil
L<200mil)
AR76
Ra
0_06
A_VDD10
AL9
A_REGOUT . A_VDD10
(>60mil)
Cc AC55 *SWF2520CF-4R7M-MCa AC49 Cb AC50
Crystal 㓡䓐5032 SIZE LaLAN BOARD
meet realtek Freq tolerance 50ppm AR78 2.49K_1%_04 0.1u_6.3V_X5R_02 *4.7u_6.3V_X5R_06 *0.1u_6.3V_X5R_02

A_AVDD33
A_VDD10
2015/11/26 LAN BOARD LAN BOARD AR71 *100K_04
A_XTAL2 A_3.3VS
LAN BOARD A_GND LAN BOARD 怠㑯LDO㗪La,Ca,Cb⎗ᶵ枸䔁
A_GND A_GND A_GND LAN BOARD
AR77 1M_04 A_XTAL1 A_3.3V_AUX
A LAN BOARD LDO Mode㗪: La,Ca,Cb ᶵᶲẞ,Ra,Ccᶲẞ AU5
A
A_GND AX1 SWITCH 㗪: R1224ᶵ枸䔁 A_VDD3
5
VIN VOUT
1
2 1

A_XTAL2
A_XTAL1
A_LED0 A_T2 PCH GPI0 4

A_RSET
A_GND ἧ䓐INTEL PLATFORMᶼSUPPORT RTC WAKE ON 㺷暣䓐R1176,D144 VIN/SS
3 4 A_LED1/GPO A_T3 LAN(S5)⎗䚩䔍Dedeo D23炻Ữ暨㲐シ㗗⏎㚱㺷暣⓷柴ˤ ᶵ㺷暣䓐R1240 3 2
LAN BOARD 76 A_GPIO_LANRTD3
A_LED2 A_T1 ℑ侭ᶵ䓐CO LAYOUT EN GND
FSX3L 25MHZ 㲐シ娚ᾉ嘇PULL UP䘬暣㸸䁢ỽ
AC57 AC56 LAN BOARD UP7553PMA5-25
LAN BOARD LAN BOARD FOR S5 WAKE UP ON LAN INPUT RTD3--> GPIO_LANRTD3: 3.3V_AUX: L
12p_25V_NPO_02 AR75 10K_04 OUTPUT RTD3 --> GPIO_LANRTD3: 3.3V_AUX: H A_GND

32
31
30
29
28
27
26
25
12p_25V_NPO_02 A_AVDD33
AU6 LAN BOARD 4/24/2018 LAN BOARD
LAN BOARD LAN BOARD LAN BOARD C A

LED1/GPO
AVDD33
RSET
AVDD10
CKXTAL2
CKXTAL1
LED0

LED2
33 A_PCIE_WAKE# 76
A_GND A_GND AD5 RB751S-40H
E_PAD C A
A_LANRTD3_WAKE# 76
A_GND AD6 *RB751S-40H
INPUT RTD3---> GPIO_LAN_RTD3: L
A_AVDD33 A_AVDD33 A_LAN_WAKEUP# 76
A_LAN_MDIP0 1 24 A_REGOUT OUTPUT RTD3---> GPIO_LANRTD3: H
A_LAN_MDIN0 2 MDIP0 REG_OUT A_REGOUT
23 W>40mil AR72LAN BOARD*1K_04
MDIN0 VDDREG A_VDDREG/VDD33 A_GPIO_LANRTD3 76
3 22 LAN BOARD
A_VDD10 A_LAN_MDIP1 4 AVDD10 DVDD10 A_LAN_WAKEUP# A_VDD10
AC44 AC54 21 AR73 1K_04 A_3.3V_AUX
A_LAN_MDIN1 5 MDIP1 LANW AKEB 20 A_ISOLATEB AR74 15K_04
MDIN1 QFN32 ISOLATEB

B.Schematic Diagrams
*4.7u_6.3V_X5R_06 *4.7u_6.3V_X5R_06 A_LAN_MDIP2 6 19 A_RTD3_PERST LAN BOARD
LAN BOARD LAN BOARD A_LAN_MDIN2 7 MDIP2 PERSTB 18 A_RTL8411B_HSON AC42 0.1u_10V_X7R_04 A_GND
LAN BOARD
A_PCIE_RXN7_GLAN 76
Pin#11 Pin#32 8 MDIN2 HSON 17 A_RTL8411B_HSOP AC43 0.1u_10V_X7R_04
A_VDD10 AVDD10 HSOP A_PCIE_RXP7_GLAN 76
A_GND A_GND

REFCLK_N
REFCLK_P
capacitors must be close to pin side.

CLKREQB
AVDD33
A_VDD10 A_VDD10 A_VDD10 A_VDD10 LAN BOARD

MDIN3
MDIP3
LAN BOARD

HSIN
HSIP
Sheet 76 of 81
AC48 AC46 AC47 AC53
RTL8111H

9
10
11
12
13
14
15
16
B 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 B
LAN BOARD LAN BOARD LAN BOARD LAN BOARD GPIO_RTD3
PIN3 PIN8 PIN22 PIN30 A_LAN_MDIP3

LAN Board
A_LAN_MDIN3 LAN BOARD A_CLK_PCIE_GLAN# 76
A_GND A_GND A_GND A_GND
A_CLK_PCIE_GLAN 76
A_AVDD33
A_VDD10 A_VDD10 3.3V_AUX
A_PCIE_TXN7_GLAN 76
A_PCIE_TXP7_GLAN 76
Rb AR69 LAN_CLKREQ# ⛐PCH䪗,
AC52 AC51 *10K_04 A_3.3VS 劍⶚Pull hi,Rb⌛⎗ᶵᶲẞ.
*0.1u_6.3V_X5R_02 *1u_6.3V_X5R_04 A_CLKREQB AR68 0_04 GPIO_LAN_PLT_RST#
A_LAN_CLKREQ# 76
LAN BOARD LAN BOARD
PIN22 PIN22 LAN_CLKREQ#⤪ᶵἧ䓐⎗㕟攳,㕤PCH䪗䚜㍍PULL DOWN
A_GND A_GND LAN BOARD 婳ἧ䓐VS暣

Vinafix.com
LAN BOARD

DEVICE PCIE,CLK,CLKREQ℞ROOTPORT暨䚠⎴
AJ_CN1
A_5V 1
2
3
4
GIGA LAN
5
6 4 AL8 3 A_DLMX1-
7
A_VDD3 8 NC1 A_DLMX1+
AL5 1 2
9 NC2 *WCM2012F2S-161T03-SHORT AJ_RJ_1
10 A_LAN_MDIN0 12 13 A_LMX1- LAN BOARD A_DLMX1+1 GND1
A_3.3V 11 TD4- MX4- DA+ shield
A_LAN_MDIP0 11 14 A_LMX1+ 4 AL7 3 A_DLMX2- A_DLMX1- 2 GND2
12 A_GND A_LAN_MDIN1 9 TD4+ MX4+ 16 A_LMX2- A_DLMX2+3 DA- shield
C A_3.3VS 13 TD3- MX3- DB+ C
A_LAN_MDIP1 8 17 A_LMX2+ 1 2 A_DLMX2+ A_DLMX2- 6
14 TD3+ MX3+ *WCM2012F2S-161T03-SHORT DB- A_GND
A_LAN_CLKREQ# 15 LAN BOARD
76 A_LAN_CLKREQ# A_CLK_PCIE_GLAN# 16 A_LAN_MDIN2 A_LMX3- A_DLMX3- A_DLMX3+4
6 19 4 AL6 3
76 A_CLK_PCIE_GLAN# A_CLK_PCIE_GLAN 17 A_LAN_MDIP2 TD2- MX2- A_LMX3+ A_DLMX3- 5 DC+
5 20
76 A_CLK_PCIE_GLAN 18 A_LAN_MDIN3 TD2+ MX2+ A_LMX4- A_DLMX3+ A_DLMX4+7 DC-
3 22 1 2
A_PCIE_TXN7_GLAN 19 A_LAN_MDIP3 2 TD1- MX1- 23 A_LMX4+ *WCM2012F2S-161T03-SHORT A_DLMX4- 8 DD+
76 A_PCIE_TXN7_GLAN A_PCIE_TXP7_GLAN 20 TD1+ MX1+ DD-
76 A_PCIE_TXP7_GLAN LAN BOARD
21 10 15 4 AL4 3 A_DLMX4- C100LE-108H9-L
A_PCIE_RXN7_GLAN 22 7 TCT4 MCT4 18
76 A_PCIE_RXN7_GLAN 23 TCT3 MCT3 PCB Footprint = c100le-108h9-l
A_PCIE_RXP7_GLAN 4 21 1 2 A_DLMX4+ 6-21-B4P20-008
76 A_PCIE_RXP7_GLAN 24 40 mil 1 TCT2 MCT2 24 P/N = 6-21-B40G0-008
*WCM2012F2S-161T03-SHORT
A_RTD3_PERST 25 TCT1 MCT1 LAN BOARD LAN BOARD
A_PCIE_WAKE# 26 GST5009 LF
76 A_PCIE_WAKE# A_LANRTD3_WAKE# 27
76 A_LANRTD3_WAKE# AC41 LAN BOARD
A_LAN_WAKEUP# 28
76 A_LAN_WAKEUP# A_GPIO_LANRTD3 29 A_NMCT_4
76 A_GPIO_LANRTD3 0.01u_16V_X7R_04 AR70 75_1%_04 A_NMCT_R
30 A_NMCT_3 AR67 75_1%_04
A_USB3_TXP3 31 LAN BOARD A_NMCT_2 AR66 75_1%_04 AC45
77 A_USB3_TXP3 A_USB3_TXN3 32 A_NMCT_1
77 A_USB3_TXN3 AR64 75_1%_04
33 LAN BOARD MA1206CG-101J-202ER
A_USB_PN3 34 LAN BOARD LAN BOARD
77 A_USB_PN3 A_USB_PP3 35
77 A_USB_PP3 A_GND A_AVDD33 LAN BOARD
36 LAN BOARD A_GND
A_USB3_RXP3 37 AR65 *28mil short-p
77 A_USB3_RXP3 38 A_VDD3
A_USB3_RXN3
77 A_USB3_RXN3 39 4/2/2018
LAN BOARD AC39 AC40 AH4 AH5
A_USB3_TXP4 40 AR63 *C91D91N 2 LAN BOARD 1AR3 *0_02 4AR3 *0_02 LAN BOARD
77 A_USB3_TXP4 41
A_USB3_TXN4 *28mil short-p 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 5
77 A_USB3_TXN4 42 LAN BOARD LAN BOARD 3 1 LAN BOARD 2AR3 *0_02 5AR3 *0_02 LAN BOARD
A_USB_PN4 43 A_GND PIN11 A_GND PIN32 4
D 77 A_USB_PN4 D
A_USB_PP4 44 LAN BOARD 3AR3 *0_02 6AR3 *0_02 LAN BOARD
77 A_USB_PP4 45 AL3 60 mil A_VDDREG/VDD33 *MTH7_0D2_8
A_USB3_RXP4 46 *HCB1608KF-121T25 LAN BOARD 7AR3 *0_02 8AR3 *0_02 LAN BOARD
77 A_USB3_RXP4 A_USB3_RXN4 47
77 A_USB3_RXN4 48
FOOTPRINT_R
A_3.3V . AH3
A_GND
AH1 AH2
A_GND

A_USB_PWR_EN# 49 AC38 AC37 LDO Mode *H10_0D6_0 *H10_0D6_0 *H5_0B3_3D2_3


77 A_USB_PWR_EN# 50
FP225H-050S10M
LAN BOARD

*4.7u_6.3V_X5R_06 *0.1u_6.3V_X5R_02
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
P/N = 6-20-94K00-150 㚱S5 WAKE UP ON LAN 㗪⎗ᶵ枸䔁 LAN BOARD LAN BOARD Title
PCB Footprint = fp225h-050gxxm-R PIN35 PIN35 [76] LAN BOARD-A
LAN BOARD A_GND A_GND
怠㑯LDO㗪La,Ca,Cb⎗ᶵ枸䔁 Size Document Number Rev
A_GND Custom 6-71-PC5DZ-D01 D01
A_GND A_GND A_GND
Date: Monday, January 04, 2021 Sheet 76 of 81
1 2 3 4 5 6 7 8

LAN Board B - 77
Schematic Diagrams

LAN Board
5 4 3 2 1

USB3.0 REDRIVER ASM1464 / USB 3.1 GEN 1 PORT 3 A_USBVCC3.0_1

A_3.3V
100 MIL
AU2
AR18 *4.7K_04 AR30 *0_04 3 1 AC18 AC16
AR17 4.7K_04 AR29 *0_04 OC# VOUT
AR16 4.7K_04 AR28 *0_04 5 0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
A_5V VIN
4 2
AR15 *4.7K_04 AR27 2K_1%_04 AC11 EN# GND 4/9/2018
10u_6.3V_X5R_06 UP7549UMA5-20 4/2/2018
PCB Footprint = M-SOT23-5A A_GND
AR14 *4.7K_04 AR26 0_04 2A/90mohm
D A_GND D
76,77 A_USB_PWR_EN#
AC12 22u_6.3V_X5R_06
CLOSE TO CONNECTOR

6
AU3 AC17 22u_6.3V_X5R_06 A_GND
25 A_USBVCC3.0_1
A_GND

DE1
EQ1

OS1
VCC

EN_RXD

GND
A_GND A_I2C_SDA_20 24 GND A_I2C_SCK_20
7 AJ_USB3_1
USB CONNECTOR SIDE NC NC 1
A_USB3_TXN3_R 0.1u_10V_X7R_04 AC21 23 8 AC14 0.1u_10V_X7R_04 A_USB3_TXN3 A_USB3_TXP3_RJ 9 VBUS GND1
TX1- RX1- A_USB3_TXP3 A_USB3_TXN3_RJ 8 SSTX+ SHIELD GND3

Standard-A
A_USB3_TXP3_R 76 A_USB3_TXP3 SSTX- SHIELD
0.1u_10V_X7R_04 AC22 22 9 AC19 0.1u_10V_X7R_04 A_USB3_TXP3
TX1+ RX+ A_USB3_TXN3 A_USB3_RXP3_RJ 6
21 10 76 A_USB3_TXN3 4 3 A_USB_PN3_R A_USB3_RXN3_RJ 5 SSRX+
*0_04 AR41
A_GND GND GND A_GND PCH SIDE 76 A_USB_PN3
AL2 7 SSRX-
A_USB3_RXN3_R 0.1u_10V_X7R_04 AC28 20 11 AC20 0.1u_10V_X7R_04 A_USB3_RXN3 1 2 *WCM2012F2S-161T03-short A_USB_PP3_R GND_D
RX2- TX2- 76 A_USB_PP3 A_USB3_RXP3 GND4
A_USB3_RXP3_R 0.1u_10V_X7R_04 76 A_USB3_RXP3 SHIELD
AC32 19 12 AC26 0.1u_10V_X7R_04 A_USB3_RXP3 A_GND GND2

GND

VCC
EQ2

OS2
DE2
RX2+ TX2+ A_USB3_RXN3 A_USB_PN3_RJ 2 SHIELD

CM
A_3.3V 76 A_USB3_RXN3 A_USB_PP3_RJ 3 D-
D+

18

17

16

15

14

13
ASM1464 4
PCB Footprint = QFN24-4X4MM A_3.3V GND
B.Schematic Diagrams

C18912-90939-L
PCB Footprint = C18912-90939-L
AR47 0_04 AR57 *4.7K_04 P/N = 6-21-B4M00-009
AR43 *0_04 AR53 *4.7K_04 A_GND
AR44 *0_04 AR54 4.7K_04 AR19 AR37 A_GND
AR45 *0_04 AR55 4.7K_04 *4.7K_04 *4.7K_04
AR46 *0_04 AR56 *4.7K_04
A_I2C_SCK_20
A_GND A_I2C_SDA_20 AD2
A_3.3V AD4 6 5

Sheet 77 of 81
A_USB3_TXP3_R 6 5 A_USB3_TXP3_RJ 7 4
AR40 AR39 A_USB3_TXN3_R 7 4 A_USB3_TXN3_RJ A_GND 8 3 A_GND
*4.7K_04 *4.7K_04 A_GND 8 3 A_GND A_USB_PN3_RJ 9 2 A_USB_PN3_R
A_USB3_RXP3_R 9 2 A_USB3_RXP3_RJ A_USB_PP3_RJ 10 1 A_USB_PP3_R
AC10 AC13 AC31 A_USB3_RXN3_R10 1 A_USB3_RXN3_RJ

LAN Board
0.01u_16V_X7R_04 0.1u_6.3V_X5R_02 1u_6.3V_X5R_02 MESD0524P2
C A_GND A_GND MESD0524P2 C

A_GND
A_USB3_TXN3_R AR3 0_04 AC6 0.1u_10V_X7R_04 A_USB3_TXN3

W/O ASM1464 W/O ASM1464


A_USB3_TXP3_R AR4 0_04 AC8 0.1u_10V_X7R_04 A_USB3_TXP3
W/O

Vinafix.com
REDRIVER A_USB3_RXN3_R
W/O ASM1464 W/O ASM1464
A_USB3_RXN3
AR9 0_04 AR5 0_04
ASM1464
W/O ASM1464 W/O ASM1464
A_USB3_RXP3_R AR12 0_04 AR6 0_04 A_USB3_RXP3

W/O ASM1464 W/O ASM1464

USB3.0 REDRIVER ASM1464 / USB3.1 GEN 1 PORT 4 A_USBVCC3.0_2

A_3.3V
100 MIL
AU1
AR24 *4.7K_04 AR36 *0_04 3 1 AC2 AC4
AR23 4.7K_04 AR35 *0_04 OC# VOUT
AR22 4.7K_04 AR34 *0_04 5 0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
A_5V VIN
4 2
AR21 *4.7K_04 AR33 2K_1%_04 AC1 EN# GND
10u_6.3V_X5R_06 UP7549UMA5-20
PCB Footprint = M-SOT23-5A A_GND
AR20 *4.7K_04 AR32 0_04 2A/90mohm
A_GND
AC5 22u_6.3V_X5R_06
B 76,77 A_USB_PWR_EN# B
CLOSE TO CONNECTOR
AC3 22u_6.3V_X5R_06 A_GND
A_USBVCC3.0_2

6
AU4 AJ_USB3_2
25 A_GND 1
USB CONNECTOR SIDE

DE1
EQ1

OS1
VCC

EN_RXD

GND
A_GND A_I2C_SDA_20 24 GND A_I2C_SCK_20 A_USB3_TXP4_RJ VBUS
7 9 GND1
NC NC A_USB3_TXN4_RJ 8 SSTX+ SHIELD GND3

Standard-A
A_USB3_TXN4_R 0.1u_10V_X7R_04 AC24 23 8 AC23 0.1u_10V_X7R_04 A_USB3_TXN4 SSTX- SHIELD
TX1- RX1- A_USB3_TXP4 A_USB3_RXP4_RJ 6
A_USB3_TXP4_R 76 A_USB3_TXP4 SSRX+
0.1u_10V_X7R_04 AC25 22 9 AC27 0.1u_10V_X7R_04 A_USB3_TXP4 A_USB3_RXN4_RJ 5
TX1+ RX+ A_USB3_TXN4 7 SSRX-
21 10 76 A_USB3_TXN4 4 3 A_USB_PN4_R GND_D
*0_04 AR42
A_GND GND GND A_GND PCH SIDE 76 A_USB_PN4
AL1 GND4
A_USB3_RXN4_R 0.1u_10V_X7R_04 AC30 20 11 AC29 0.1u_10V_X7R_04 A_USB3_RXN4 1 2 *WCM2012F2S-161T03-short A_USB_PP4_R A_GND SHIELD GND2
RX2- TX2- 76 A_USB_PP4 A_USB3_RXP4 A_USB_PN4_RJ 2 SHIELD
A_USB3_RXP4_R 0.1u_10V_X7R_04 76 A_USB3_RXP4 D-
AC34 19 12 AC33 0.1u_10V_X7R_04 A_USB3_RXP4 A_USB_PP4_RJ 3

GND

VCC
EQ2

OS2
DE2
RX2+ TX2+ A_USB3_RXN4 D+

CM
A_3.3V 76 A_USB3_RXN4 4
GND

18

17

16

15

14

13
ASM1464 C18912-90939-L
PCB Footprint = QFN24-4X4MM A_3.3V
PCB Footprint = C18912-90939-L
P/N = 6-21-B4M00-009
AR52 0_04 AR62 *4.7K_04
A_GND
AR48 *0_04 AR58 *4.7K_04 A_GND
AR49 *0_04 AR59 4.7K_04 AR13 AR31
AR50 *0_04 AR60 4.7K_04 *4.7K_04 *4.7K_04
AR51 *0_04 AR61 *4.7K_04
A_I2C_SCK_20
A_GND A_I2C_SDA_20 AD1
A_3.3V AD3 6 5
A_USB3_TXP4_R 6 5 A_USB3_TXP4_RJ 7 4
AR25 AR38 A_USB3_TXN4_R 7 4 A_USB3_TXN4_RJ A_GND 8 3 A_GND
*4.7K_04 *4.7K_04 A_GND 8 3 A_GND A_USB_PN4_RJ 9 2 A_USB_PN4_R
A_USB3_RXP4_R 9 2 A_USB3_RXP4_RJ A_USB_PP4_RJ 10 1 A_USB_PP4_R
AC35 AC36 AC15 A_USB3_RXN4_R10 1 A_USB3_RXN4_RJ

0.01u_16V_X7R_04 0.1u_6.3V_X5R_02 1u_6.3V_X5R_02 MESD0524P2


A_GND A_GND MESD0524P2
A A

A_GND
A_USB3_TXN4_R AR1 0_04 AC7 0.1u_10V_X7R_04 A_USB3_TXN4

W/O ASM1464 W/O ASM1464


A_USB3_TXP4_R AR2 0_04 AC9 0.1u_10V_X7R_04 A_USB3_TXP4
W/O
REDRIVER W/O ASM1464 W/O ASM1464
ASM1464
A_USB3_RXN4_R AR7 0_04 AR8 0_04 A_USB3_RXN4
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
W/O ASM1464 W/O ASM1464 Title
A_USB3_RXP4_R AR10 0_04 AR11 0_04 A_USB3_RXP4 [77] LAN-BOARD-1-A
W/O ASM1464 W/O ASM1464 Size Document Number Rev
Custom 6-71-PC5DZ-D01 D01

Date: Monday, January 04, 2021 Sheet 77 of 81


5 4 3 2 1

B - 78 LAN Board
Schematic Diagrams

LED Board
5 4 3 2 1

LD4
LJ_LED1
LLED_ACIN 5 6 LLED_BAT_CHG
12 LLED_PWR 4 7 LLED_BAT_FULL
11 LLED_BAT_CHG_CON 3 8
10 L_GND L_GND
D LLED_BAT_FULL_CON 2 9 LSATA_LED# D
9 LSATA_LED#_CON 1 10
8 L_LID_SW#
7
6 L_GND
L_GND *DT1140-04LP-7
5

1
4 L_VDD3 LED BOARD
LD1 LD2
3 *TEA10402V15A0
2 L_3.3VS *TEA10402V15A0
1
FP225H-012S10M LED BOARD LED BOARD

B.Schematic Diagrams
2

2
fp225-012g-R
LED BOARD L_GND L_GND
LD7
LLED_ACIN LR3 1K_04 1 2
Oragne Y
FOOTPRINT-R

LLED_PWR LR4
LED BOARD

1K_04 3
SG
4
Sheet 78 of 81
C
Green LED BOARD RY-SP195UHYUYG4 C LED Board
LED BOARD
L_GND
AC IN/POWER ON LED

LID SWITCH IC L_3.3VS

L_VDD3
Vinafix.com
LR2
LD6
LLED_BAT_CHG LR6 1K_04 1 2
LR1 330_04
100K_04
Oragne LED BOARD
Y
LED BOARD LED BOARD SG

A
L_U1 LLED_BAT_FULL LR5 1K_04 3 4
1 2 L_LID_SW# LD5
VCC OUT RY-SP190YG34-5M
Green LED BOARD RY-SP195UHYUYG4
GND

B LED BOARD B
LC2 LC1 LD3 HDD LED BAT CHARGE/FULL LED L_GND
YB8251ST23
3

0.1u_6.3V_X5R_02 *100p_25V_NPO_02 *V15AVLC0402


LED BOARD
LED BOARD LED BOARD LED BOARD LED BOARD
2

LSATA_LED#
PSU1, PSU2
L_GND L_GND L_GND 3

2 1LR1 *0_02 4LR1 *0_02


1
LED BOARD LED BOARD
6-02-09249-LC0 2LR1 *0_02 5LR1 *0_02
LED BOARD LED BOARD
2ND:6-02-08251-LC0 3LR1 *0_02 6LR1 *0_02
LED BOARD LED BOARD
7LR1 *0_02 8LR1 *0_02
LED BOARD LED BOARD
LH1 LH4 LH3
*H5_5D2_3 *H5_0B3_1D2_1 *H5_0B3_1D2_1 LH2
A
2 A

3 1
5

4
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
*MTH6_0D2_3 [78] LED Board-L
L_GND
L_GND L_GND L_GND L_GND Size Document Number Rev
Custom PC50 6-71-PC5D4-D01 D01
Date: Monday, January 04, 2021 Sheet 78 of 81
5 4 3 2 1

LED Board B - 79
Schematic Diagrams

Power Board PC50

5 4 3 2 1

WJ_SW1

1 W_3.3VS
D D
2
3 W_GND
W_M_BTN#
4
5
6
7
8
FP225H-008S11M
fp225h-008gxxxm
P/N = 6-20-94K30-108
Power Board
B.Schematic Diagrams

Sheet 79 of 81
W_3.3VS W_3.3VS W_3.3VS W_3.3VS W_3.3VS
C C

Power Board PC50 20mil


WR1
20mil
WR3
20mil
WR2
20mil
WR4
20mil
WR5

1K_04 1K_04 1K_04 1K_04 1K_04


3

1
20mil 20mil 20mil 20mil 20mil

Vinafix.com
20mil Power Board WC1 20mil Power Board WC3 20mil Power Board WC2 20mil Power Board WC5 20mil Power Board WC6

*0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02

Power Board Power Board Power Board Power Board Power Board
W_GND W_GND W_GND W_GND W_GND
6

B B

A
WD1 WD3 WD2 WD4 WD5

RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A


Power Board Power Board Power Board Power Board Power Board
P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X
6-53-3050B-B41 100g

C
POWER SWITCH POWER SWITCH POWER SWITCH POWER SWITCH POWER SWITCH
B_SW1
5 LED LED LED LED LED
POWER BUTTON
1 2
WSW1 3 4 W_GND W_GND W_GND W_GND W_GND
T4BJB10BQR 6
1 2
3 4 W_M_BTN#

Power Board D01A CHANGE 㨇㥳


1

A WD6 WC4 WH2 WH1 A


*V15AVLC0402 *H9_0D5_3 *H9_0D5_3

W_GND
Power Board
0.1u_50V_X5R_04

Power Board
Power Board

Power Board
1WR2

2WR2
*0_02

*0_02
4WR2

5WR2
*0_02

*0_02
Power Board

Power Board Title


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
[79] PC50 Power board-W
2

VARISTOR Power Board 3WR2 *0_02 6WR2 *0_02 Power Board


Size Document Number Rev
6-24-30003-006 W_GND
W_GND W_GND
Power Board 7WR2 *0_02 8WR2 *0_02 Power Board Custom
PC50 6-71-PC5DC-D01 D01

Date: Monday, January 04, 2021 Sheet 79 of 81


5 4 3 2 1

B - 80 Power Board PC50


Schematic Diagrams

Power Board PC70

5 4 3 2 1

YJ_SW2 Y_VDD3

1 Y_3.3VS
2 YR6
3 Y_GND
Y_M_BTN# 100K_04
4 LID BOARD-MB
D 5 Y_LID_SW# Y_U1 D
6 1 2 Y_LID_SW#
7 VCC OUT

GND
8 Y_VDD3

1
FP225H-008S11M YC8 YC7 YD7
fp225h-008gxxxm
YB8251ST23

3
P/N = 6-20-94K30-108 0.1u_6.3V_X5R_02 *100p_25V_NPO_02 *V15AVLC0402
LID BOARD-MB
LID BOARD-MB LID BOARD-MB LID BOARD-MB LID BOARD-MB

B.Schematic Diagrams
Y_GND Y_GND Y_GND
3

C
Y_3.3VS Y_3.3VS Y_3.3VS Y_3.3VS Y_3.3VS
C
Sheet 80 of 81
Power Board PC70
6

20mil 20mil 20mil 20mil 20mil


YR5 YR3 YR2 YR1 YR4

1K_04 1K_04 1K_04 1K_04 1K_04

Vinafix.com
20mil 20mil 20mil 20mil 20mil

20mil Power Board YC6 20mil Power Board YC4 20mil Power Board YC3 20mil Power Board YC2 20mil Power Board YC5
6-53-3050B-B41 100g
B_SW1 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
POWER BUTTON 5
1 2 Power Board Power Board Power Board Power Board Power Board
YSW1 3 4 Y_GND Y_GND Y_GND Y_GND Y_GND
T4BJB10BQR 6
1 2
3 4 Y_M_BTN#
B B
Power Board
A

A
1

YD3 YD2 YD1 YD4 YD5


YD6 YC1
*V15AVLC0402 RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A RY-SP190DBW71-5A
0.1u_50V_X5R_04
Power Board Power Board Power Board Power Board Power Board
Y_GND P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X P/N = RY-SP190DNB84-5/1X
C

C
Power Board Power Board POWER SWITCH POWER SWITCH POWER SWITCH POWER SWITCH POWER SWITCH
2

LED LED LED LED LED


VARISTOR
6-24-30003-006 Y_GND Y_GND Y_GND Y_GND Y_GND Y_GND
D01A ADD

YH1 YH2
A H9_0D5_3 *H9_0D5_3 A
Power Board

Power Board
1YR3

2YR3
*0_02

*0_02
4YR3

5YR3
*0_02 Power Board

*0_02 Power Board


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
Power Board 3YR3 *0_02 6YR3 *0_02 Power Board [80] PC70 Power board-Y
Power Board 7YR3 *0_02 8YR3 *0_02 Power Board Size Document Number Rev
Y_GND Y_GND Custom PC50 6-71-PC7DC-D01 D01

Date: Monday, January 04, 2021 Sheet 80 of 81


5 4 3 2 1

Power Board PC70 B - 81


Schematic Diagrams

LED Board PC70


5 4 3 2 1

BD4
BJ_LED1
LLED_ACIN 5 6 LLED_BAT_CHG
12 LLED_PWR 4 7 LLED_BAT_FULL
11 LLED_BAT_CHG_CON 3 8
10 B_GND B_GND
D LLED_BAT_FULL_CON 2 9 LSATA_LED# D
9 LSATA_LED#_CON 1 10
8 L_LID_SW#
7
6 B_GND
B_GND *DT1140-04LP-7
5

1
4 B_VDD3 LED BOARD
BD2 BD3
3 *TEA10402V15A0
2 B_3.3VS *TEA10402V15A0
1
FP225H-012S10M LED BOARD LED BOARD
B.Schematic Diagrams

2
fp225-012g
LED BOARD B_GND B_GND
BD5
LLED_ACIN BR2 1K_04 1 2

FOOTPRINT-L Oragne LED BOARD


Y
Sheet 81 of 81 LLED_PWR BR3 1K_04 3
SG
4

LED Board PC70 C


Green LED BOARD RY-SP195UHYUYG4
LED BOARD
C

B_GND
AC IN/POWER ON LED

LID SWITCH IC B_3.3VS

B_VDD3 Vinafix.com BR6


LLED_BAT_CHG BR4 1K_04 1
BD6
2
BR1 330_04
100K_04
Oragne LED BOARD
Y
LED BOARD LED BOARD SG

A
B_U1 LLED_BAT_FULL BR5 1K_04 3 4
1 2 L_LID_SW# BD7
VCC OUT RY-SP190YG34-5M
Green LED BOARD RY-SP195UHYUYG4
GND

1
B LED BOARD B
BC1 BC2 BD1 HDD LED BAT CHARGE/FULL LED B_GND
YB8251ST23
3

C
0.1u_6.3V_X5R_02 *100p_25V_NPO_02 *V15AVLC0402
LED BOARD
LED BOARD LED BOARD LED BOARD LED BOARD
2
LSATA_LED#
PSU1, PSU2
B_GND B_GND B_GND 3

2 1BR1 *0_02 4BR1 *0_02


1
LED BOARD LED BOARD
6-02-09249-LC0 2BR1 *0_02 5BR1 *0_02
LED BOARD LED BOARD
2ND:6-02-08251-LC0 3BR1 *0_02 6BR1 *0_02
LED BOARD LED BOARD
7BR1 *0_02 8BR1 *0_02
LED BOARD LED BOARD
BH2 BH3 BH4
*H3_1B5_0D2_3 *H5_0B3_1D2_1 *H5_5D2_1 BH1
A
2 A

3 1
5

4
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
*MTH6_0D2_3 [81] PC70 LED Board-B
B_GND
B_GND B_GND B_GND B_GND Size Document Number Rev
Custom PC50 6-71-PC7D4-D01 D01
Date: Monday, January 04, 2021 Sheet 81 of 81
5 4 3 2 1

B - 82 LED Board PC70

You might also like