Logic Design Sample Questions - Veda IIT - Official Page
Logic Design Sample Questions - Veda IIT - Official Page
Logic Design Sample Questions - Veda IIT - Official Page
C Progamming
Aptitude
1.
Write the equivalent decimal value of the given 2’s Complement number
(101101110011110.1)2.
2.
Design a 4-input NAND gate using only 2-input NAND gates.
3.
Design the given function F(A,B,C) = ∑ (0, 1, 3, 4, 6) using only 4 – to – 1
multiplexer.
4.
Design the synchronous circuit whose functionality is described by following
waveform using D flip-flops and necessary logic.
5.
Draw the Synchronous Moore FSM for detecting the non-overlapping 1011
pattern.
https://vedaiit.org/logic-design-sample-questions/# 1/3
2/2/22, 9:49 AM Logic Design Sample questions | Veda IIT -- Official Page
LOGIC DESIGN
Job Description
Program Information
Test Pattern
Sample questions
Career Prospects
FAQ’s
Quick Links
Apply / register
Mission and Vision
Milestones
Gallery
Contact Us
Exam Centers
Payment Policies
Unsubscribe
Read More
Address – 1 Address – 2
VEDA IIT VEDA IIT
4th Floor, Plot No. 90, MRP Towers, Vidyanagar,
Road No 2,Banjara Hills, 1st lane and 1st Cross road,
Hyderabad 500 034, Guntur,
Telangana, INDIA 522 007, A.P., INDIA
Tel: +91-40-43929999 Phone : 0863-2374000
Fax: +91-40-43929998
Email: hr@vedaiit.com
https://vedaiit.org/logic-design-sample-questions/# 3/3