Development of Single Phase PWM Inverter For Ups Application
Development of Single Phase PWM Inverter For Ups Application
Development of Single Phase PWM Inverter For Ups Application
This thesis is submitted as partial fulfillment of the requirement for the award of the
Bachelor Degree Electrical Engineering (Power System)
NOVEMBER, 2007
v
ABSTRACT
INTRODUCTION
1.1 Background
This chapter explains briefly about Inverter and its operation. This chapter also
explains the overview of project objectives, scopes and thesis outline.
1.2 Overview of Inverter Project
Inverters are circuits that convert DC to AC. More precisely, inverters transfer
power from a DC source to an AC load. The function of inverter is to create an AC
voltage by using a DC voltage source and in UPS system, the voltage source that used
DC voltage commonly batteries. Inverters are used in applications such as adjustable-
speed AC motor drives, uninterruptable power supplies (UPS), and AC appliances run
from an automobile battery.
In this report, a design for a power inverter circuit is presented for conversion of
energy from DC battery to AC power to be used mainly for Uninterruptable Power
Supply (UPS) applications. The configuration is achieved using a full-bridge PWM
2
inverter. DC-DC converter circuit not been constructed in this project and DC supply
from High voltage DC supply been used.
In this project, PIC microcontroller used to control the output by using sinusoidal
pulse width modulation technique based on open loop configuration system. The
proposed practical circuit operates from a 340V DC input and outputs a regulated 240V
AC, 50Hz voltage. A complete circuit analysis, design and cost evaluation is presented
and supported by PSPICE simulation results.
1.3 Objective
The objective of this project is to develop single phase PWM Inverter for UPS
application. In this part, the development of PWM Inverter circuit is the main task of this
project to convert DC power from battery to AC. These projects also develop an open-
loop control system by using PIC microcontroller to control output voltage. The other
objectives of this project are to design the circuit, simulate and analyze the switching
characteristic of single phase PWM inverter.
i. Design PWM Inverter circuit that generates 240VRMS, 50Hz and 500W of power.
ii. Microcontroller used as a controller to control switching process. The type of
PIC used is PIC16F877.
iii. ORCAD PSpice and Multisim PSpice program are used to simulate and design
the circuit.
CHAPTER 2
While not limited to any particular type of equipment, a UPS is typically used to
protect computers, telecommunication equipment or other electrical equipment where an
unexpected power disruption could cause injuries, fatalities, serious business disruption
or data loss. UPS units come in sizes ranging from units which will back up a single
computer without monitor (around 200 VA) to units which will power entire data centers
or buildings (several megawatts). Larger UPS units typically work in conjunction with
generators [1].
Historically, UPS were very expensive and were most likely to be used on
expensive computer systems and in areas where the power supply is interrupted
frequently. However, UPS units are now more affordable, and have become an essential
piece of equipment for data centers and business computers, but are also used for
personal computers, entertainment systems and more [1].
In certain countries, where the electrical grid is under strain, providers struggle to
ensure supply during times of peak demand (such as summer, during which air-
conditioning usage increases). In order to prevent blackouts, electrical utilities will
sometimes use a process called rolling blackouts or load shedding, which involves
cutting the power to large groups of customers for short periods of time. Several major
blackouts occurred in 2003, most notably the 2003 North America blackout in the north-
eastern US and eastern Canada and the 2003 Italy blackout, both of which affected over
50 million people, and brought attention to the need for UPS power backup units [1].
5
A UPS is not to be confused with a standby generator, which does not provide
protection from a momentary power interruption and may result in an interruption when
it is switched into service, whether manually or automatically. However, such generators
are typically placed before the UPS to provide cover for lengthy outages [1].
• a single accumulator (W), the use of which (as source operand) is implied
• All RAM locations function as registers as both source and/or destination of
math and other functions.
• data space mapped CPU, port, and peripheral registers
• the program counter is also mapped into the data space and writable (this is used
to synthesize indirect jumps)
• 10-bit multi-channel Analog-to-Digital converter
• has 33 input or output ports (see Figure 2.3)
PIC have a set of register files that function as general purpose RAM, special
purpose control registers for on-chip hardware resources are also mapped into the data
space. The addressability of memory varies depending on device series, and all PIC
devices have some banking mechanism to extend the addressing to additional memory.
Later series of devices feature move instructions which can cover the whole addressable
space, independent of the selected bank. In earlier devices (ie. the baseline and mid-
range cores), any register move had to be through the accumulator.
All PICs feature Harvard architecture, so the code space and the data space are
separate. PIC code space is generally implemented as EPROM, ROM, or FLASH ROM.
In general, external code memory is not directly addressable due to the lack of an
external memory interface.
The PIC architecture has no (or very meager) hardware support for saving
processor state when servicing interrupts. The 18 series improved this situation by
implementing shadow registers which save several important registers during an
interrupt. The PIC architecture may be criticized on a few important points.
• The few instructions, limited addressing modes, code obfuscations due to the
"skip" instruction and accumulator register passing makes it difficult to program
in assembly language, and resulting code difficult to comprehend. This drawback
has been alleviated by the increasing availability of high level language
compilers.
8
2. The gate voltage must be controllable from the logic, which is normally
referenced to ground. Thus, the control signals have to be level-shifted to the
source of the high-side power device, which, in most applications, swings
between the two rails.
3. The power absorbed by the gate drive circuitry should not significantly
affect the overall efficiency.
9
With these constraints in mind, several techniques are presently used to perform
this function. Each basic circuit can be implemented in a wide variety of configurations
[2].
The driver’s output stage is implemented either with two n-channel MOSFETs in
the totem pole configuration (source follower as a current source and common
source for current sinking), or with an n-channel and a p-channel CMOS inverter
stage. Each MOSFET can sink or source gate currents from 0.12 A to 4 A,
depending on the MGD. The source of the lower driver is independently brought out
10
to the COM pin so that a direct connection can be made to the source of the power
device for the return of the gate drive current. An under voltage lockout prevents
either channel from operating if VCC is below the specified value (typically 8.6/8.2
V) [2].
Any pulse that is present at the input pin for the low-side channel when
the UV lockout is released turns on the power transistor from the moment the
UV lockout is released. This behavior is different from that of the high-side channel
[2].
This channel has been built into an “isolation tub” capable of floating from 500
V or 1200 V to -5 V with respect to power ground (COM). The tub “floats” at
the potential of VS. Typically this pin is connected to the source of the high-side device,
as shown in Figure 2 and swings with it between the two rails [2].
The gate charge for the high-side MOSFET is provided by the bootstrap
capacitor which is charged by the 15 V supply through the bootstrap diode during the
11
time when the device is off (assuming that VS swings to ground during that time, as it
does in most applications). Since the capacitor is charged from a low voltage source the
power consumed to drive the gate is small. The input commands for the high-side
channel have to be level-shifted from the level of COM to whatever potential the tub is
floating at which can be as high as 1200 V. As shown in Figure 2 the on/off commands
are transmitted in the form of narrow pulses at the rising and falling edges of the input
command. They are latched by a set/reset flip-flop referenced to the floating
potential [2].
The use of pulses greatly reduces the power dissipation associated with
the level translation. The pulse discriminator filters the set/reset pulses from fast dv/dt
transients appearing on the VS node so that switching rates as high as 50 V/ns in the
power devices will not adversely affect the operation of the MGD. This channel has its
own under voltage lockout (on some MGDs) which blocks the gate drive if the voltage
between VB and VS (i.e., the voltage across the upper totem pole) is below its limits. The
operation of the UV lockout differs from the one on VCC in one detail: the first pulse
after the UV lockout has released the channel changes the state of the output. The high
voltage level translator circuit is designed to function properly even when the VS
node swings below the COM pin by a voltage indicated in the datasheet (typically 5 V).
This occurs due to the forward recovery of the lower power diode or to the LdI/dt
induced voltage transient [2].
The bootstrap diode and capacitor are the only external components strictly
required for operation in a standard PWM application. Local decoupling capacitors on
the VCC (and digital) supply are useful in practice to compensate for the inductance of
the supply lines [3].
12
The voltage seen by the bootstrap capacitor is the VCC supply only. Its
capacitance is determined by the following constraints:
The minimum bootstrap capacitor value can be calculated from the following equation:
Where:
Of the problems caused by parasitics, one of the main issues for control ICs is a
tendency for the VS node to undershoot the ground following switching events.
Conversely, overshoot does not generally present a problem due to the high differential
voltage capability of International Rectifier’s proven HVIC process [2].
1) Increase the bootstrap capacitor (CB) value to above 0.47 µF using at least one
low-ESR capacitor. This will reduce overcharging from severe VS undershoot.
2) Use a second low-ESR capacitor from VCC to COM. As this capacitor supports
both the low-side output buffer and bootstrap recharge, we recommend a
value at least ten times higher than CB.
3) Connect decoupling capacitors directly across the appropriate pins as
shown in Figure 2.7.
4) If a resistor is needed in series with the bootstrap diode, verify that VB does not
16
fall below COM, especially during start-up and extremes of frequency and duty
cycle.
2.4 Inverter
With a large enough battery bank, or a large enough alternator output from a
vehicle, almost anything within reason can be operated from a power inverter – this
assumes that the inverter has the proper power output for the given load. Everyday
appliances such as microwaves, power tools, TVs and VCRs, lights, audio/visual
equipment, battery chargers and computers are common loads. An inverter sized for
loads with heavy inrush current can be used to power air compressors, water pumps,
heaters, ventilation fans, and air conditioners. Nova Electric’s Pure Sine Wave inverters
are ideal for running sensitive test equipment such as communications equipment,
oscilloscopes, scales, high end stereos & video equipment, communications equipment,
etc [4].
Square Wave: Square Wave units could be harmful to some electronic equipment,
especially equipment with transformers or motors. The square wave output has a high
harmonic content which can lead such equipment components to overheat Square Wave
units were the pioneers of inverter development and, like the horse and buggy, are no
longer relevant for modern use [4].
Modified Square Wave: The most common, general-use inverters available are
"Modified Sine Wave". Usually available at more moderate pricing compared to pure
sine wave models. Modified Square Wave (or “Modified Sine Wave” and “Quasi Sine
Wave”) output inverters are designed to have somewhat better characteristics than
Square Wave units, while still being relatively inexpensive. Although designed emulate
a Pure Sine Wave output, Modified Square Wave inverters do not offer the same perfect
electrical output. As such, a negative by-product of Modified output units is electrical
18
noise, which can prevent these inverters from properly powering certain loads. For
example, many TVs and stereos use power supplies incapable of eliminating common
mode noise. As a result, powering such equipment with a Modified Square Wave may
cause a "grain" or small amount of "snow" on your video picture, or "hum" on your
sound system. Likewise, most appliances with timing devices, light dimmers, battery
chargers, and variable speed devices may not work well, or indeed, may not work at all
[4].
Pure Sine Wave: Pure or True Sine Wave inverters provide electrical power similar to
the utility power you receive from the outlets in your home or office, which is highly
reliable and does not produce electrical noise interference associated with the other types
of inverters. With its "perfect" sine wave output, the power produced by the inverter
fully assures that your sensitive loads will be correctly powered, with no interference.
Some appliances which are likely to require Pure Sine Wave include computers, digital
clocks, battery chargers, light dimmers, variable speed motors, and audio/visual
equipment. If your application is an important video presentation at work, opera on your
expensive sound system, surveillance video, a telecommunications application, any
calibrated measuring equipment, or any other sensitive load, you must use a Pure Sine
Wave inverter [4].
(a) (b)
Figure 2.8: (a) Half-bridge Inverter under resistive load (b) Switching and output
voltage waveform
The circuit operation is very simple since S1 and S2 are switched on and off
alternatively at 50% duty cycle as shown in the switching waveform in Fig. 2.8 (b). This
shows that the circuit generates a square ac voltage waveform across the load from a
constant dc source. The voltages, VDC and –VDC are across R when S1 ON while S2
OFF and when S2 is ON while S1 is OFF, respectively. One observation to be made here
is that the frequency of the output voltage is equal to f = 1/T and is determined by the
switching frequency. This is true as long as S1 and S2 are switched complementarily.
Moreover, the rms value of the output voltage is simply VDC. Hence, to control the rms
value of the output voltage we must control the rectified VDC voltage source. Another
observation is that the load power factor is unity since we have purely resistive load.
That is rarely encountered in practical application.
Finally, we should note that in practice the above circuit does not require two
equal dc voltage sources as shown in Fig. 2.8 (a). Instead, large splitting capacitors are
used to produce two equal DC voltage sources [5].
The two capacitors are equal and very large so that RC is much larger than the
half-switching period. This will guarantee that the mid-point, a, between the capacitors
has a fixed potential at one-half of the supply voltage VDC [5].
20
2.4.5 Inductive-Resistive Load
Figure 2.9 (a) shows a half-bridge inverter under inductive resistive load with the
equivalent circuit and the output waveforms shown in Fig. 2.9 (b) and (c), respectively.
Figure 2.9 (a) Half-bridge inverter with inductive resistive load (b) Equivalent circuit
and (c) Steady state waveforms.
With Q1 and Q2 switched complementary each at 50% duty cycle with switching
frequency f , then the load between terminal a and a¢ is excited by square voltage
waveform v (t) in of amplitudes +V dc and –V dc as shown in Fig. 2.9 (b), i.e. v (t) in is
defined as follows:
(2.2)
The switches are implemented by using conventional SCR (that require external
forced commutation circuit) or fully controlled power switching devices such as IGBTs,
21
GTOs, BTJs or MOSFETs. Notice from the load current iL direction, these switches
must be bi-directional. Assume the inverter operates in steady state and its inductor
current waveform is shown in Fig. 2.9(c) for 1 0 < t < t, the inductor current is negative
which means while Q1 is ON the current actually flows in the reverse direction, i.e. in
the body diode of the bi-directional switch Q1. At 1 t =t, the current flows through the
transistor Q1 as shown. At t =T 2, when S2 is turned ON, since the current direction is
positive, the flyback diode, D2, turns ON until 1 t =T 2 + t when Q2 starts conducting
[5].
The control frequency cont f determines the number of pulses per half of cycle
for the output voltage signal. Also, the output frequency Of is determined by the
22
reference frequency ref f. The modulation index Ma is defined as the ratio between the
sinusoidal magnitude and the control signal magnitude [5].
To obtain a vary train of pulses, each pulse has to vary proportional to the
necessary fundamental component precisely at the time when this pulse occurs. The
frequency of the output waveform needs to be higher than the frequency of the
fundamental component. By varying the width of each pulse, the inverter is able to
produce different levels of output voltage for the corresponding pulse event [5].
Figure 2.10: SPWM and Inverter Output Voltage.
CHAPTER 3
METHODOLOGY
3.1 Background
This chapter explains about hardware design for the inverter including PIC
microcontroller circuit, H-bridge Inverter circuit and MOSFET driver circuit. This
chapter also explains the calculation involve in designing the hardware.
Before looking at the detail of all the methods below, it is best to begin with brief
review the correlation of all methods. The Figure 3.1 below show the correlation of all
methods in this project.
24