Nothing Special   »   [go: up one dir, main page]
Scribd Logo
Upload

Welcome to Scribd!

  • 582 views

    DSD

    Uploaded by

    Anil Marturi
    This document outlines the course units and content for an M.Tech course in VLSI/VLSI Design/VLSI System Design. The 5 units cover: 1) minimization and transformation of sequential machines including state equivalence and machine minimization, 2) digital design using components like ROMs, PALs, and PLAs for circuits like adders and multipliers, 3) state machine charts including derivation and realization, 4) fault modeling and test pattern generation techniques for combinational and sequential circuits, and 5) fault diagnosis approaches for sequential circuits. Recommended textbooks are also provided.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    DSD

    Uploaded by

    Anil Marturi
    582 views1 page
    This document outlines the course units and content for an M.Tech course in VLSI/VLSI Design/VLSI System Design. The 5 units cover: 1) minimization and transformation of sequential machines including state equivalence and machine minimization, 2) digital design using components like ROMs, PALs, and PLAs for circuits like adders and multipliers, 3) state machine charts including derivation and realization, 4) fault modeling and test pattern generation techniques for combinational and sequential circuits, and 5) fault diagnosis approaches for sequential circuits. Recommended textbooks are also provided.

    Original Description:

    ghfh

    Original Title

    Dsd

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document outlines the course units and content for an M.Tech course in VLSI/VLSI Design/VLSI System Design. The 5 units cover: 1) minimization and transformation of sequential machines including state equivalence and machine minimization, 2) digital design using components like ROMs, PALs, and PLAs for circuits like adders and multipliers, 3) state machine charts including derivation and realization, 4) fault modeling and test pattern generation techniques for combinational and sequential circuits, and 5) fault diagnosis approaches for sequential circuits. Recommended textbooks are also provided.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    582 views1 page

    DSD

    Uploaded by

    Anil Marturi
    This document outlines the course units and content for an M.Tech course in VLSI/VLSI Design/VLSI System Design. The 5 units cover: 1) minimization and transformation of sequential machines including state equivalence and machine minimization, 2) digital design using components like ROMs, PALs, and PLAs for circuits like adders and multipliers, 3) state machine charts including derivation and realization, 4) fault modeling and test pattern generation techniques for combinational and sequential circuits, and 5) fault diagnosis approaches for sequential circuits. Recommended textbooks are also provided.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    You are on page 1of 1

    M.Tech.

    (VLSI/ VLSI DESIGN/VLSI SYSTEM DESIGN)-R13 Regulations


    JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
    M. Tech I Year I Sem. (VLSI/VLSI Design/VLSi System Design)
    DIGITAL SYSTEM DESIGN
    (ELECTIVE -I)
    UNIT -I:
    Minimization and Transformation of Sequential Machines:
    The Finite State Model Capabilities and limitations of FSM State equivalence and machine
    minimization Simplification of incompletely specified machines.
    Fundamental mode model Flow table State reduction Minimal closed covers Races, Cycles
    and Hazards.
    UNIT -II:
    Digital Design:
    Digital Design Using ROMs, PALs and PLAs , BCD Adder, 32 bit adder, State graphs for control
    circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner,
    Binary divider.
    UNIT -III:
    SM Charts:
    State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary
    Multiplier, dice game controller.
    UNIT -IV:
    Fault Modeling & Test Pattern Generation:
    Logic Fault model Fault detection & Redundancy- Fault equivalence and fault location Fault
    dominance Single stuck at fault model Multiple stuck at fault models Bridging fault model.
    Fault diagnosis of combinational circuits by conventional methods Path sensitization techniques,
    Boolean Difference method Kohavi algorithm Test algorithms D algorithm, PODEM, Random
    testing, Transition count testing, Signature analysis and test bridging faults.
    UNIT -V:
    Fault Diagnosis in Sequential Circuits:
    Circuit Test Approach, Transition Check Approach State identification and fault detection
    experiment, Machine identification, Design of fault detection experiment
    TEXT BOOKS:
    th
    1. Fundamentals of Logic Design Charles H. Roth, 5 Ed., Cengage Learning.
    2. Digital Systems Testing and Testable Design Miron Abramovici, Melvin A.
    Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
    3. Logic Design Theory N. N. Biswas, PHI
    REFERENCE BOOKS:
    nd
    1. Switching and Finite Automata Theory Z. Kohavi , 2 Ed., 2001, TMH
    th
    2. Digital Design Morris Mano, M.D.Ciletti, 4 Edition, PHI.
    3. Digital Circuits and Logic Design Samuel C. Lee , PHI

    You might also like