EC2354 - VLSI Design
EC2354 - VLSI Design
EC2354 - VLSI Design
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
a)
Explain in detail about the ideal I-V characteristics and non ideal I-V characteristics of
(16)
12.
a)
i) Explain in detail about the body effect and its effect in NMOS and PMOS devices.
(8)
(8)
(8)
ii) Describe in detail about the transistor sizing for the performance in combinational
(8)
networks.
OR
b)
Discuss in detail about the resistive and capacitive delay estimation of a CMOS
(16)
inverter circuit.
13.
a)
(16)
OR
b)
Discuss the techniques to reduce switching activity in a static & dynamic CMOS
(16)
circuits.
14.
a)
(16)
OR
b)
15.
a)
(8)
ii)
(8)
Design and develop the HDL project to realize the function of a priority encoder using
(16)
structural model
b)
i) Write a data-flow model verilog HDL program for the two input comparator
(8)
ii) circuit.
(8)
Write a behavioral level verilog HDL program for the 1x8 Multiplexer circuit.