Intrinsic response for analog module testing using an analog testability bus
Editor: Mary Jane Irwin Authors: 
Chauchin Su, Yue-Tsang Chen, Shyh-Jye JouAuthors Info & Claims
Pages 226 - 243
Abstract
A parasitic effect removal methodology is proposed to handle the large parasitic effects in analog testability buses. The removal is done by an on-chip test generation technique and an intrinsic response extraction algorithm. On-chip test generation creates test signals on-chip to avoid the parasitic effects of the test application bus. The intrinsic response extraction cross-checks and cancels the parasitic effects of both test application and response observation paths. The tests using both SPICE simulation and MNABST-1 P1149.4 test chip reveal that the proposed algorthm can not only remove the parasitic effects of the test buses but also tolerate test signal variations. Furthermore, it is robust enough to handle loud environmental noise and the nonlinearity of the switching devices.
References
[1]
BECKER, W., HARMS, P., AND MITTRA, R. 1992. Time-domain electromagnetic analysis of interconnects in a computer chip package. IEEE Trans. Microwave Theor. Tech. 40,12 (Dec.), 2155-2163.
[2]
BENNIA,A.AND RIAD, S. 1990. An optimization technique for iterative frequency-domain deconvolution. IEEE Trans. Instrum. Measurement, 358-362.
[3]
CHEEK,D.AND DANDAPANI, R. 1995. Integration of ieee std 1149.1 and mixed-signal test architectures. In Proceedings of the International Test Conference. 569-576.
[4]
CHILDERS, D. 1977. The cepstrum: A guide to processing. Proc. IEEE 67, 1428-1443.
[5]
IEEE STANDARDS BOARD. 1990. IEEE standard test access port and boundary-scan architecture 1149.1-1990, I. P. S. IEEE Computer Society Press, Los Alamitos, CA.
[6]
IEEE STANDARDS BOARD. 1994. IEEE standard module test and maintenance (MTM) bus protocol 1149.5, I. P. S. IEEE Computer Society Press, Los Alamitos, CA.
[7]
IEEE STANDARDS BOARD. 2000. IEEE standard for a mixed signal test bus. 1149.4-2000. IEEE Computer Society Press, Los Alamitos, CA.
[8]
LU, Y., MAO, W., DANDAPANI, R., AND GULTAI, R. 1994. Structure and metrology for a single-wire analog testability bus. In Proceedings of the IEEE International Test Conference (Washington D.C., Oct.). IEEE Computer Society Press, Los Alamitos, CA, 919-928.
[9]
MATSUSHITA. 1996. Specification of analog boundary test LSI (MNABST-1). Matsushita Electrical Industrial Co. Ltd., Japan.
[10]
OPPENHEIM,A.AND SCHAFER, R. 1975. Digital Signal Processing. Prentice-Hall, New York, NY.
[11]
PARKER, K., MCDERMID, J., AND ORESJO, S. 1993. Structure and metrology for an analog testability bus. In Proceedings of the 1993 IEEE International Test Conference (Baltimore, MD, Oct.). IEEE Computer Society Press, Los Alamitos, CA, 309-322.
[12]
RUSSELL, R. J. 1998. A method of extending an 1149.1 bus for mixed-signal testing. In Proceedings of the International Test Conference (Washington D.C., Oct.). 410-416.
[13]
SU, C., CHIANG, S., AND JOU, S.-J. 1995. Impulse response fault model and fault extraction for functional level analog circuit diagnosis. In Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-95, San Jose, CA, Nov. 5-9), R. Rudell, Ed. IEEE Computer Society Press, Los Alamitos, CA, 631-636.
[14]
THATCHER,C.AND TULLOSS, R. 1993. Towards a test standard for board and system level mixed-signal interconnects. In Proceedings of the 1993 IEEE International Test Conference (Baltimore, MD, Oct.). IEEE Computer Society Press, Los Alamitos, CA, 300-308.
[15]
WHETSEL, L. 1996. Proposal to simplify development of a mixed signal test standard. In Proceedings of the International Test Conference (Washington D.C., Oct.). 400-409.
Index Terms
- Intrinsic response for analog module testing using an analog testability bus
Recommendations
Metrology for analog module testing using analog testability bus
ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided designIn this paper, we propose a method to generate high quality test waveform on chip to avoid the parasitic effects in an analog testability bus test environment. For the test response analysis, we derive an extraction methodology to remove the parasitic ...
A Time-Domain Digital-Intensive Built-In Tester for Analog Circuits
To solve test challenges in nanometer CMOS technologies, a time-domain digital-intensive built-in tester for analog circuits is proposed. The compact tester allows characterizations of AC response and DC gain for various analog circuits which have a low-...
A design-for-test structure for optimising analogue and mixed signal IC test
EDTC '95: Proceedings of the 1995 European conference on Design and TestA new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
April 2001
127 pages
Copyright © 2001 ACM.
Publisher
Association for Computing Machinery
New York, NY, United States
Journal Family
Publication History
Published: 01 April 2001
Published in TODAES Volume 6, Issue 2
Check for updates
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 302Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in