Article

Free access

A computer-aided-design system for segmented-folded PLA macro-cells

Authors:

I. Suwa,

W. J. KubitzAuthors Info & Claims

DAC '81: Proceedings of the 18th Design Automation Conference

Pages 398 - 405

Published: 29 June 1981 Publication History

PDF eReader

Abstract

A PLA structure incorporating segmenting and folding features intended for use as a macro-cell for VLSI applications is described. A brief outline of a computer-aided-design system for the layout synthesis of such PLAs is given. The objectives are the attainment of compact area, low design time, and ease of design Symbolic layout generation for the PLA is treated in detail and practical design algorithms for partitioning and folding are discussed. An example is used to illustrate currently achievable results.

References

[1]

D. L. Dietmeyer and M. H. Doshi, "Automated PLA Synthesis of the Combinational Logic of a DDL Description", Design Automation & Fault-Tolerant Computing., vol. 3, issue 3/4, pp. 241-257.

Google Scholar

[2]

H. Fleisher and L. Maissel, "Introduction to Array Logic", IBM J. Res. Devlp. vol. 19, 1975, p. 98.

Digital Library

Google Scholar

[3]

D. L. Greer, "An Associative Logic Matrix", IEEE J. of Solid State Circuits, vol. SC-11, Oct. 1976.

Google Scholar

[4]

G. D. Hachtel, A. L. Sangiovanni-Vincentelli, and A. R. Newton, "Some Results in Optimal PLA Folding", Proc. ICCC, Oct. 1980, pp. 1023-1027.

Google Scholar

[5]

S. J. Hong, R. G. Cain, and D. L. Ostapko, "MINI: A Heuristic Approach for Logic Minimization", IBM J. Res. Devlp., vol. 18, Sept. 1974, pp. 443-457.

Digital Library

Google Scholar

[6]

C. Mead and L. Conway, "Introduction to VLSI Systems", Addison-Wesley, 1980.

Digital Library

Google Scholar

[7]

J. P. Roth, "Programmed Logic Array Optimization", IEEE Trans. on Comp., vol. C-27, Feb. 1978, pp. 174-176.

Google Scholar

[8]

R. Wood, "A High Density Programmable Logic Array Chip", IEEE Trans. on Computers., vol. C-28, Sept. 1979, pp. 602-608.

Google Scholar

Cited By

View all

Li WBerghel HHlengl TUrban J(1994)On the equivalence of pull-up transistor assignment in PLA folding and distribution graphProceedings of the 1994 ACM symposium on Applied computing10.1145/326619.326783(374-378)Online publication date: 6-Apr-1994
https://dl.acm.org/doi/10.1145/326619.326783
DeMichelli GSangiovanni-Vincentelli A(1988)Pleasure: a computer program for simple/multiple constrained unconstrained folding of programmable logic arraysPapers on Twenty-five years of electronic design automation10.1145/62882.62913(263-270)Online publication date: 1-Jun-1988
https://dl.acm.org/doi/10.1145/62882.62913
Lursinsap CGajski D(1987)Improving a PLA area by pull-up transistor foldingProceedings of the 24th ACM/IEEE Design Automation Conference10.1145/37888.37984(608-614)Online publication date: 1-Oct-1987
https://dl.acm.org/doi/10.1145/37888.37984
Show More Cited By

Index Terms

A computer-aided-design system for segmented-folded PLA macro-cells
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware

Recommendations

Computer-aided synthesis of pla-based systems
Design of large ALUs using multiple PLA macros

This paper describes methods of designing large Arithmetic and Logical Units (ALUs) using multiple Programmable Logic Array (PLA) macros in which the outputs are obtained in one cycle corresponding to one pass through any PLA. The design is based on the ...
An Optimization Technique for the Design of Multiple Valued PLA's

An optimization technique for the design of two types of multiple-valued PLAs is described. In a type-I PLA, the multiple-valued function is realized directly, whereas in a type-II PLA, output encoding is used to encode the binary output of the PLA. In ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '81: Proceedings of the 18th Design Automation Conference

June 1981

899 pages

Publisher

IEEE Press

Publication History

Published: 29 June 1981

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
140
Total Downloads

Downloads (Last 12 months)29
Downloads (Last 6 weeks)5

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li WBerghel HHlengl TUrban J(1994)On the equivalence of pull-up transistor assignment in PLA folding and distribution graphProceedings of the 1994 ACM symposium on Applied computing10.1145/326619.326783(374-378)Online publication date: 6-Apr-1994
https://dl.acm.org/doi/10.1145/326619.326783
DeMichelli GSangiovanni-Vincentelli A(1988)Pleasure: a computer program for simple/multiple constrained unconstrained folding of programmable logic arraysPapers on Twenty-five years of electronic design automation10.1145/62882.62913(263-270)Online publication date: 1-Jun-1988
https://dl.acm.org/doi/10.1145/62882.62913
Lursinsap CGajski D(1987)Improving a PLA area by pull-up transistor foldingProceedings of the 24th ACM/IEEE Design Automation Conference10.1145/37888.37984(608-614)Online publication date: 1-Oct-1987
https://dl.acm.org/doi/10.1145/37888.37984
Lewandowski JLiu CLambert POfek HO'Neill LPistilli PLosleben PNash JShaklee DPreas BLerman H(1984)A branch and bound algorithm for optimal pla foldingProceedings of the 21st Design Automation Conference10.5555/800033.800833(426-433)Online publication date: 25-Jun-1984
https://dl.acm.org/doi/10.5555/800033.800833
De Micheli GSangiovanni-Vincentelli A(1984)PleasureComputer-Aided Design10.1016/S0010-4485(84)80002-016:1(2-12)Online publication date: 1-Jan-1984
https://dl.acm.org/doi/10.1016/S0010-4485%2884%2980002-0
Micheli GSangiovanni-Vincentelli ARadke COfek HShaklee DLosleben PNash JPistilli PLambert PPreas BLerman H(1983)PLEASUREProceedings of the 20th Design Automation Conference10.5555/800032.800719(530-537)Online publication date: 27-Jun-1983
https://dl.acm.org/doi/10.5555/800032.800719
Stebnisky MMcGinnis MWerbickas JPutatunda RFeller ARadke COfek HShaklee DLosleben PNash JPistilli PLambert PPreas BLerman H(1983)APSSProceedings of the 20th Design Automation Conference10.5555/800032.800703(430-435)Online publication date: 27-Jun-1983
https://dl.acm.org/doi/10.5555/800032.800703
Luhukay JKubitz WCrabbe JRadke COfek H(1982)A layout synthesis system for NMOS gate-cellsProceedings of the 19th Design Automation Conference10.5555/800263.809222(307-314)Online publication date: 1-Jan-1982
https://dl.acm.org/doi/10.5555/800263.809222
Egan JLiu CCrabbe JRadke COfek H(1982)Optimal bipartite folding of PLAProceedings of the 19th Design Automation Conference10.5555/800263.809199(141-146)Online publication date: 1-Jan-1982
https://dl.acm.org/doi/10.5555/800263.809199
Grass WCrabbe JRadke COfek H(1982)A depth-first branch-and-bound algorithm for optimal PLA foldingProceedings of the 19th Design Automation Conference10.5555/800263.809198(133-140)Online publication date: 1-Jan-1982
https://dl.acm.org/doi/10.5555/800263.809198

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Computer-aided synthesis of pla-based systems

Design of large ALUs using multiple PLA macros

An Optimization Technique for the Design of Multiple Valued PLA's