Cited By
View all- Berthet CCerny E(2019)An Algebraic Model for Asynchronous Circuits VerificationIEEE Transactions on Computers10.1109/12.222937:7(835-847)Online publication date: 4-Jan-2019
In recent years, formal methods have emerged as an alternative approach to ensuring the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing.
There are two ...
A formalism in which timing properties of digital hardware may be specified, derived, and formally verified is introduced as a rigorous theory for hardware timing. A rigorous modeling framework has been used to create a family of related verification ...
The problem of checking that agents correctly implement the semantics of an agent communication language has become increasingly important as agent technology makes its transition from the research laboratory to field-tested applications. In this paper, ...
IEEE Press
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in