A flexible bist strategy for SDR transmitters
Article No.: 370, Pages 1 - 6
Abstract
Software-defined radio (SDR) development aims for increased speed and flexibility. The advent of these system-level requirements on the physical layer (PHY) access hardware is leading to more complex architectures, which together with higher levels of integration pose a challenging problem for product testing. For radio units that must be field-upgradeable without specialized equipment, Built-in Self-Test (BIST) schemes are arguably the only way to ensure continued compliance to specifications. In this paper we introduce a loopback RF BIST technique that uses Periodically Nonuniform Sampling (PNS2) of the transmitter (TX) output to evaluate compliance to spectral mask specifications. No significant hardware costs are incurred due to the re-use of available RX resources (I/Q ADCs, DSP, GPP, etc.). Simulation results of an homodyne TX demonstrate that Adjacent Channel Power Ratio (ACPR) can be accurately estimated. Future work will consist in validating our loopback RF BIST architecture on an in-house SDR testbed.
References
[1]
M. Woh, Y. Lin, S. Seo, S. Mahlke, and T. Mudge, "Analyzing the next generation software defined radio for future architectures," J. Signal Process. Syst., vol. 63, no. 1, pp. 83--94, Apr. 2011. {Online}. Available: http://dx.doi.org/10.1007/s11265-009-0402-z
[2]
J. Ma, G. Li, and B.-H. Juang, "Signal processing in cognitive radio," Proceedings of the IEEE, vol. 97, no. 5, pp. 805--823, 2009.
[3]
R. Wolf, M. Slamani, J. Ferrario, and J. Bhagat, Advances in Electronic Testing: Challenges and Methodologies. Netherlands: Springer, 2006, ch. 10 - RF Testing.
[4]
P. Cruz, N. Carvalho, and K. Remley, "Designing and testing software-defined radios," IEEE Microw. Mag., vol. 11, no. 4, pp. 83--94, 2010.
[5]
M. Negreiros, L. Carro, and A. A. Susin, "Reducing test time using an enhanced RF loopback," J. Electron. Testing, vol. 23, no. 6, pp. 613--623, 2007.
[6]
J. Dabrowski and J. Bayon, "Mixed loopback BIST for RF digital transceivers," in Proc. IEEE Defect and Fault Tolerance in VLSI Systems (DFT 2004), Oct. 2004, pp. 220--228.
[7]
A. Nassery and S. Ozev, "An analytical technique for characterization of transceiver IQ imbalances in the loop-back mode," in Design, Automation Test in Europe (DATE), 2012, pp. 1084--1089.
[8]
A. Haldes, S. Bhattacharya, G. Srinivasan, and A. Chaterjee, "A system-level alternate test approach for specification test of RF transceivers in loopback mode," in Proc. Int. Conf. on VLSI Design (VLSID'05), 2005, pp. 132--137.
[9]
E. Erdogan and S. Ozev, "Single-measurement diagnostic test method for parametric faults of I/Q modulating RF transceivers," in VLSI Test Symposium, 2008. VTS 2008. 26th IEEE, May 2008, pp. 209--214.
[10]
V. Natarajan, R. Senguttuvan, S. Sen, and A. Chaterjee, "Built-in test enabled diagnosis and tuning of RF transmitter systems," VLSI Design, 2008.
[11]
A. Halder, S. Bhattacharya, and A. Chatterjee, "System-level specification testing of wireless transceivers," IEEE Trans. VLSI Syst., vol. 16, no. 3, pp. 263--276, 2008.
[12]
A. Haider, S. Bhattacharya, and A. Chatterjee, "Automatic multitone alternate test-generaton for RF circuits using behavioral models," in International Test Conference, 2003. Proceedings. ITC 2003, vol. 1, 2003, pp. 665--673.
[13]
D. Maliuk, H.-G. Stratigopoulos, H. Huang, and Y. Makris, "Analog neural network design for RF built-in self-test," in IEEE International Test Conference (ITC), 2010, 2010, pp. 1--10.
[14]
N. Kupp, H.-G. Stratigopoulos, P. Drineasz, and Y. Makris, "On Proving the Efficiency of Alternative RF Tests," in 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011.
[15]
E. Dogaru, F. Vinci, and W. Rebernak, "LMS-based RF BIST architecture for multistandard transmitters," Proc. IEEE Defect and Fault Tolerance in VLSI Systems (DFT 2013), Oct. 2013.
[16]
E. Dogaru, F. Vinci, and W. Rebernak, "An RF BIST architecture for output stages of multistandard radios," Military Communications and Information Systems Conference (MCC2013), May 2013.
[17]
V. Arkesteijn, E. A. M. Klumperink, and B. Nauta, "Jitter requirements of the sampling clock in software radio receivers," IEEE Trans. Circuits Syst. II, vol. 53, no. 2, pp. 90--94, 2006.
[18]
Y.-P. Lin and P. Vaidyanathan, "Periodically nonuniform sampling of a new class of bandpass signals," in Proc. IEEE Digital Signal Processing Workshop, Sep. 1996, pp. 141--144.
[19]
A. Kohlenberg, "Exact interpolation of band limited functions," J. Appl. Physics, vol. 24, no. 12, pp. 1432--1436, Dec. 1953.
[20]
D. A. Linden, "A discussion of sampling theorems," Proceedings of the IRE, vol. 47, no. 7, pp. 1219--1226, 1959.
[21]
M. Chabert and B. Lacaze, "Fast convergence reconstruction formulas for periodic nonuniform sampling of order 2," in IEEE Trans. Acoust., Speech, Signal Process., 2012, pp. 3793--3796.
[22]
H. Johansson and P. Lowenborg, "Reconstruction of nonuniformly sampled bandlimited signals by means of time-varying discrete-time fir filters," EURASIP Journal on Advances in Signal Processing, vol. 2006, no. 1, p. 064185, 2006. {Online}. Available: http://asp.eurasipjournals.com/content/2006/1/064185
[23]
J. Chen, "Modeling RF systems," The Designer's Guide Community, 2005. {Online}. Available: http://www.designers-guide.org/Modeling/modeling-rf-systems.pdf
[24]
(2013, Jul.) Universal mobile telecommunications system (umts); base station (bs) radio transmission and reception (fdd) (3gpp ts 25.104 version 11.6.0 release 11). {Online}. Available: http://www.etsi.org/deliver/etsi_ts/125100_125199/125104/11.06.00_60/ts_125104v110600p.pdf
Index Terms
- A flexible bist strategy for SDR transmitters
Recommendations
Hybrid BIST optimization using reseeding and test set compaction
Classical built-in self-test (BIST) approaches are largely based on pseudorandom testing, and using linear feedback shift registers (LFSR) for test set generation and test response compaction. In this paper, we are concentrating on one possible ...
Efficient Embedding of Deterministic Test Data
ATS '10: Proceedings of the 2010 19th IEEE Asian Test SymposiumSystems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. ...
Test Set Compression Through Alternation Between Deterministic and Pseudorandom Test Patterns
This paper presents a new reseeding technique that reduces the storage required for the seeds as well as the test application time by alternating between ATPG and reseeding to optimize the seed selection. The technique avoids loading a new seed into the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- IEEE Council on Electronic Design Automation (CEDA)
- The Russian Academy of Sciences: The Russian Academy of Sciences
In-Cooperation
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 24 March 2014
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DATE '14
Sponsor:
- EDAA
- EDAC
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 45Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 12 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in