Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/2616606.2616869acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Automatic specification granularity tuning for design space exploration

Published: 24 March 2014 Publication History

Abstract

Algorithm Design Environments (ADE), such as Simulink, have been shown to be efficient for development, analysis, and evaluation of algorithms. Recent tools propose to facilitate algorithm/architecture co-design by bridging the gap from ADE to System-Level Design Environments (SLDE) through automatic synthesis from algorithm models to SLDL specifications. With the wide range of block characteristic (from simple logic functions to complex kernels) in the algorithm model, however, it is challenging to select a suitable compositional granularity for SLD Language (SLDL) blocks in the synthesized specification. A high volume of SLDL blocks of little computation will increase the number of mapping possibilities, whereas large blocks with heavy computation on the other hand allow inter-block fusion reducing the computational demands in the overall specification yet sacrificing the mapping flexibility.
In this paper, we introduce an automatic specification granularity tuning mechanism to determine the granularity in the synthesized specification model hierarchy guided by the computational demands of algorithm blocks. Our granularity selection significantly simplifies the early design space exploration as only a meaningful block decomposition is exposed in the synthesized specification. It leads to an overall system with less computational demands by leveraging the block fusion capabilities in the ADE. At the same time our granularity decision ensures that sufficient flexibility remains in the system for exploring heterogeneous mapping of the algorithm. Our results on real world examples show that specification models can be synthesized with 80% efficiency through block fusion with 70-90% fewer but coarser grained blocks.

References

[1]
M. Bamakhrama, J. Zhai, H. Nikolov, and T. Stefanov. A methodology for automated design of hard-real-time embedded streaming systems. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 941--946, 2012.
[2]
L. Cai, A. Gerstlauer, and D. D. Gajski. Retargetable profiling for rapid, early system-level design space exploration. In Proceedings of the Design Automation Conference (DAC), San Diego, CA, June 2004.
[3]
P. Chandraiah and R. Dömer. Code and data structure partitioning for parallel and flexible MPSoC specification using designer-controlled recoding. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(6):1078--1090, June 2008.
[4]
R. Dömer, A. Gerstlauer, J. Peng, D. Shin, L. Cai, H. Yu, S. Abdi, and D. D. Gajski. System-on-Chip Environment: A SpecC-based Framework for Heterogeneous MPSoC Design. 2008(647953):13, 2008.
[5]
S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon, and Y. pyo Joo. PeaCE: A hardware-software codesign environment for multimedia embedded systems. ACM Transactions on Design Automation of Electronic Systems, 12, 2007.
[6]
A. A. Jerraya, A. Bouchhima, and F. Ptrot. Programming models and HW-SW interfaces abstraction for multi-processor SoC. In Design Automation Conference, pages 280--285, 2006.
[7]
G. Martin and W. Mueller. UML for SOC Design. Springer, 2005.
[8]
The MathWorks, Inc. Simulink Embedded Coder Ref. R2011b, 2011.
[9]
S. J. Mellor and M. J. Balcer. Executable UML: A Foundation for Model-Driven Architecture. Addison-Wesley Professional, May 2002.
[10]
W. Mueller, A. Rosti, S. Bocchio, E. Riccobene, P. Scandurra, W. Dehaene, and Y. Vanderperren. UML for ESL design: basic principles, tools, and applications. In International Conference on Computer Aided Design, page 7380, 2006.
[11]
K. M. Popovici. Multilevel Programming Envrionment for Heterogeneous MPSoC Architectures. PhD thesis, Grenoble Institute of Technology, 2008.
[12]
E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio. A SoC design methodology involving a UML 2.0 profile for SystemC. In Design, Automation, and Test in Europe, pages 704--709, 2005.
[13]
The MathWorks Inc. MATLAB and Simulink, 1993--2013.
[14]
Y. Vanderperren and W. Dehaene. From UML/SysML to MATLAB/Simulink: current state and future perspectives. In Design, Automation, and Test in Europe, 2006.
[15]
W. Wolf, A. A. Jerraya, and G. Martin. Multiprocessor System-on-Chip (MPSoC) Technology. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 27:1701--1713, 2008.
[16]
J. Zhang and G. Schirner. Joint algorithm developing and system-level design: Case study on video encoding. In Embedded Systems: Design, Analysis and Verification, pages 26--38. Springer, 2013.

Cited By

View all
  • (2015)Conceptual Abstraction Levels (CALs) for managing design complexity of market-oriented MPSoCsMicroprocessors & Microsystems10.1016/j.micpro.2015.07.01639:8(704-719)Online publication date: 1-Nov-2015

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences
DATE '14: Proceedings of the conference on Design, Automation & Test in Europe
March 2014
1959 pages
ISBN:9783981537024

Sponsors

  • EDAA: European Design Automation Association
  • ECSI
  • EDAC: Electronic Design Automation Consortium
  • IEEE Council on Electronic Design Automation (CEDA)
  • The Russian Academy of Sciences: The Russian Academy of Sciences

In-Cooperation

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 24 March 2014

Check for updates

Qualifiers

  • Research-article

Conference

DATE '14
Sponsor:
  • EDAA
  • EDAC
  • The Russian Academy of Sciences
DATE '14: Design, Automation and Test in Europe
March 24 - 28, 2014
Dresden, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 16 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2015)Conceptual Abstraction Levels (CALs) for managing design complexity of market-oriented MPSoCsMicroprocessors & Microsystems10.1016/j.micpro.2015.07.01639:8(704-719)Online publication date: 1-Nov-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media