Abstract
Transaction Level Models (TLMs) are being increasingly used by multi-core system designers for design validation and embedded SW development. However, with well defined modeling semantics and TLM automation tools, it is also possible to use TLMs for multi-core design. This paper presents recent research in automatic generation of timed TLMs for early, yet reliable, evaluation of multi-core design decisions. The TLMs are automatically generated from a given mapping of a concurrent application to a multi-core platform. The application code is annotated with delays at the basic-block level of granularity. Similarly, the platform services, such as communication and scheduling, also include timing delays. The TLM automation methods have been implemented in the Embedded System Environment (ESE) toolset. Our experimental results with ESE demonstrate that multi-core TLMs can be generated in the order of seconds; they simulate close to host-compiled application execution speed, and are more than 90% accurate compared to board measurements on average for industrial size examples. Therefore, TLM automation enables early and reliable evaluation of multi-core design decisions.
References
[1]
T. Austin, E. Larson, and D. Ernst. Simplescalar: an infrastructure for computer system modeling. Computer, 35(2):59.67, February 2002.
[2]
J. R. Bammi, W. Kruijtzer, and L. Lavagno. Software Performance Estimatioin Strategies in a System-Level Design Tool. In CODES, San Diego, USA, 2000.
[3]
C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto. Source-Level Execution Time Estimation of C Programs. In CODES, Copenhagen, Denmark, 2001.
[4]
L. Cai, A. Gerstlauer, and D. Gajski. Retargetable Profiling for Rapid, Early System-Level Design Space Exploration. In DATE, San Diego, USA, June 2004.
[5]
M.-K. Chung, S. Na, and C.-M. Kyung. System-Level Performance Analysis of Embedded System using Behavioral C/C++ model. In VLSI-TSA-DAT, Hsinchu, Taiwan, April 2005.
[6]
ESE: Embedded Systems Environment, UC Irvine, available online at http://www.cecs.uci.edu/~ese.
[7]
FastVeri (SystemC-based High-Speed Simulator) Product. http://www.interdesigntech.co.jp/english/fastveri/
[8]
T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW Performance Estimation Framework for Early System-Level-Design using Fine-grained Instrumentation. In DATE, Munich, Germany, March 2006.
[9]
M. Lajolo, M. Lazarescu, and A. Sangiovanni-Vincentelli. A Compilation-based Software Estimation Scheme for Hardware/Software Co-simulation. In CODES, Rome, Italy, May 1999.
[10]
J.-Y. Lee and I.-C. Park. Time Compiled-code Simulation of Embedded Software for Performance Analysis of SOC design. In DAC, New Orleans, USA, June 2002.
[11]
LLVM(Low Level Virtual Machine) Compiler Infrastructure Project. http://www.llvm.org.
[12]
J. T. Russell and M. F. Jacome. Architecture-level Performance Evaluation of Component-based Embedded Systems. In DAC, Anaheim, USA, June 2003.
[13]
VaST: Virtual System Prototype Technologies. http://www.vastsystems.com/solutions-architecturesystems.html
[14]
Xilinx. Embedded System Tools Reference Manual. 2005.
[15]
Xilinx. MicroBlaze Processor Reference Manual. 2007.
[16]
L. Yu, S. Abdi, and D. Gajski. Transaction level platform modeling in systemc for multi-processor designs. Technical Report CECS-TR-07-01, January 2007.
[17]
F. Bruschi, E. Di Nitto, and D. Sciuto. Systemc code generation from uml model. In Proc. Int. Forum on Specification and Design Languages. FDL'04, Frankfurt, September 2003.
[18]
L. Cai and D. Gajski. Transaction level modeling: an overview. In A. Press, editor, CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, pages 19--24, New York, NY, 2003.
[19]
A. Donlin. Transaction level modeling: Flows and use models. In A. Press, editor, CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, pages 75--80, New York, NY, 2004.
[20]
MAD fix point MP3 algorithm implementation. http://sourceforge.net/projects/mad/
[21]
F. Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, November 2005.
[22]
T. Grotker. System Design with SystemC. Kluwer Academic Publishers, Norwell, MA, 2002.
[23]
S. Klaus, S. Huss, and T. Trautmann. Automatic generation of scheduled systemc models of embedded systems from extended task graphs. In Proc. Int. Forum on Design Languages, Marseille, France, September 2002.
[24]
W. Klingauf, R. Gunzel, O. Bringmann, P. Parfuntseu, and M. Burton. Greenbus - a generic interconnect fabric for transaction level modeling. In Proceedings of the 43rd annual conference on Design Automation, pages 905--910, San Francisco, CA, July 2006.
[25]
O. Ogawa. A practical approach for bus architecture optimization at transaction level. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 20176, 2003.
[26]
OSCI. Systemc. www.systemc.org.
[27]
A. Sangiovanni-Vicentelli. System level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 19(12): 1523--1543, December 2000.
[28]
A. Sarmento, W. Cesario, and A. Jerraya. Automatic building of executable models from abstract soc architectures made of heterogeneous subsystems. In Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping, June 2004.
[29]
G. Schirner and R. Doemer. Quantitative analysis of transaction level models for the amba bus. In Proceedings of the Design Automation and Test Conference in Europe, March 2006.
[30]
D. Shin, A. Gerstlauer, J. Peng, R. Doemer, and D. Gajski. Automatic generation of transaction-level models for rapid design space exploration. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, Seoul, Korea, October 2006.
- TLM automation for multi-core design
Recommendations
Reconfigurable CRC IP core design on Xilinx Spartan 3AN FPGA
This paper presents an efficient, reconfigurable, high throughput IP core implementation of a Cyclic Redundancy Check CRC chip design on Field Programmable Gate Array FPGA. The IP core design has the advantage of correcting multiple errors based on the ...
A Reconfigurable Processor Architecture Combining Multi-core and Reconfigurable Processing Unit
CIT '10: Proceedings of the 2010 10th IEEE International Conference on Computer and Information TechnologyIt’s a promising way to improve performance significantly by adding reconfigurable processing unit to a general purpose processor. In this paper, a Reconfigurable Multi-Core (RMC) architecture combining general multi-core and reconfigurable logic is ...
Design and implementation of a plesiochronous multi-core 4x4 network-on-chip FPGA platform with MPI HAL support
FPGAworld '09: Proceedings of the 6th FPGAworld ConferenceThe Multi-Core NoC is a 4 by 4 Mesh NoC targeted for Altera FPGAs. It implements a deflective routing policy and is used to connect sixteen NIOS II processors. Each NIOS II is connected to the NoC via an address-mapped Resource Network Interface.
The ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- TICD: TICD
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CAS
Publisher
IEEE Press
Publication History
Published: 18 January 2010
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '10
Sponsor:
- TICD
- SIGDA
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 120Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 22 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in