About: Computer architecture

An Entity of Type: Concept, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

Property	Value
dbo:wikiPageID	869984 (xsd:integer)
dbo:wikiPageRevisionID	969859594 (xsd:integer)
dbp:wikiPageUsesTemplate	dbt:Commons_category dbt:CatAutoTOC dbt:Cat_main dbt:Infobox_library_classification
rdf:type	skos:Concept
rdfs:label	Computer architecture (en)
skos:broader	dbc:Subfields_of_computer_science dbc:Computer_engineering dbc:Computers
skos:prefLabel	Computer architecture (en)
skos:related	dbc:Computer_hardware dbc:Operating_systems dbc:Computer_storage dbc:Central_processing_unit
prov:wasDerivedFrom	wikipedia-en:Category:Computer_architecture?oldid=969859594&ns=14
is dbo:wikiPageWikiLink of	dbr:Processor_register dbr:MCDRAM dbr:Memory_dependence_prediction dbr:Memory_ordering dbr:Aperture_(computer_memory) dbr:Approximate_computing dbr:Register_renaming dbr:DOPIPE dbr:Vkernel dbr:Duncan's_taxonomy dbr:Instruction_prefetch dbr:Instruction_window dbr:Northbound_interface dbr:Memory_management dbr:Zero_register dbr:Branch_Queue dbr:Modified_Harvard_architecture dbr:Open_architecture dbr:Arithmetic_logic_unit dbr:Berkeley_IRAM_project dbr:Machine_Check_Architecture dbr:Cache_(computing) dbr:Cache_control_instruction dbr:Cache_hierarchy dbr:Cache_pollution dbr:Comparison_of_CPU_microarchitectures dbr:Comparison_of_instruction_set_architectures dbr:Computational_RAM dbr:Computer_architecture dbr:Computer_architecture_simulator dbr:Computer_data_storage dbr:Empathy_Map dbr:Feng's_classification dbr:Hardware_architect dbr:SpiNNaker dbr:Stream_processing dbr:Transport_triggered_architecture dbr:Manycore_processor dbr:Reference_model dbr:Address_space dbr:Dataflow_architecture dbr:Whitewater_Interactive_System_Development_with_Object_Models dbr:Load–store_architecture dbr:Load–store_unit dbr:Microarchitecture_simulation dbr:Addressing_mode dbr:Dataflow dbr:Bare_machine_computing dbr:Bridging_model dbr:NonStop_(server_computers) dbr:Cellular_architecture dbr:Directory-based_cache_coherence dbr:Directory-based_coherence dbr:Multi-core_processor dbr:Memory_disambiguation dbr:Harvard_architecture dbr:Hybrid-core_computing dbr:Abstraction_layer dbr:Register–memory_architecture dbr:Unix_architecture dbr:Xputer dbr:Autonomous_decentralized_system dbr:Byte_addressing dbr:Frequency_scaling dbr:IBM_System/360_architecture dbr:Random-access_memory dbr:Memory_hierarchy dbr:Single_instruction,_multiple_threads dbr:Synchronous_Data_Flow dbr:Slot_(computer_architecture) dbr:Von_Neumann_architecture dbr:Network_Centric_Product_Support dbr:Tagged_architecture dbr:Popek_and_Goldberg_virtualization_requirements dbr:Shared_memory dbr:Scale_cube dbr:Simultaneous_multithreading dbr:Simple-As-Possible_computer dbr:Single-core dbr:Vectored_interrupt dbr:Scalability dbr:Temporal_multithreading dbr:Register_file dbr:Superscalar_processor
is dcterms:subject of	dbr:Processor_register dbr:MCDRAM dbr:Memory_dependence_prediction dbr:Memory_ordering dbr:Aperture_(computer_memory) dbr:Approximate_computing dbr:Register_renaming dbr:DOPIPE dbr:Vkernel dbr:Duncan's_taxonomy dbr:Instruction_prefetch dbr:Instruction_window dbr:Northbound_interface dbr:Memory_management dbr:Zero_register dbr:Branch_Queue dbr:Modified_Harvard_architecture dbr:Open_architecture dbr:Arithmetic_logic_unit dbr:Berkeley_IRAM_project dbr:Machine_Check_Architecture dbr:Cache_(computing) dbr:Cache_control_instruction dbr:Cache_hierarchy dbr:Cache_pollution dbr:Comparison_of_CPU_microarchitectures dbr:Comparison_of_instruction_set_architectures dbr:Computational_RAM dbr:Computer_architecture dbr:Computer_architecture_simulator dbr:Computer_data_storage dbr:Empathy_Map dbr:Feng's_classification dbr:Hardware_architect dbr:SpiNNaker dbr:Stream_processing dbr:Transport_triggered_architecture dbr:Manycore_processor dbr:Reference_model dbr:Address_space dbr:Dataflow_architecture dbr:Whitewater_Interactive_System_Development_with_Object_Models dbr:Load–store_architecture dbr:Load–store_unit dbr:Microarchitecture_simulation dbr:Addressing_mode dbr:Dataflow dbr:Bare_machine_computing dbr:Bridging_model dbr:NonStop_(server_computers) dbr:Cellular_architecture dbr:Directory-based_cache_coherence dbr:Directory-based_coherence dbr:Multi-core_processor dbr:Memory_disambiguation dbr:Harvard_architecture dbr:Hybrid-core_computing dbr:Abstraction_layer dbr:Register–memory_architecture dbr:Unix_architecture dbr:Xputer dbr:Autonomous_decentralized_system dbr:Byte_addressing dbr:Frequency_scaling dbr:IBM_System/360_architecture dbr:Random-access_memory dbr:Memory_hierarchy dbr:Single_instruction,_multiple_threads dbr:Synchronous_Data_Flow dbr:Slot_(computer_architecture) dbr:Von_Neumann_architecture dbr:Network_Centric_Product_Support dbr:Tagged_architecture dbr:Popek_and_Goldberg_virtualization_requirements dbr:Shared_memory dbr:Scale_cube dbr:Simultaneous_multithreading dbr:Simple-As-Possible_computer dbr:Single-core dbr:Vectored_interrupt dbr:Scalability dbr:Temporal_multithreading dbr:Register_file dbr:Superscalar_processor
is skos:broader of	dbc:Computer_architecture_statements dbc:Operating_system_kernels dbc:Computer_data_storage dbc:Distributed_stream_processing dbc:Operating_systems_by_architecture dbc:Network_architecture dbc:Distributed_computing_architecture dbc:Fault-tolerant_computer_systems dbc:Instruction_processing dbc:IBM_PC_compatibles dbc:Operating_systems dbc:Computer_architects dbc:Supercomputers_by_architecture dbc:Classes_of_computers dbc:Computer_arithmetic dbc:MSX dbc:Consistency_models dbc:Flynn's_taxonomy dbc:Computer_architecture_conferences dbc:Advanced_RISC_Computing dbc:Heterogeneous_computing dbc:Instruction_set_architectures dbc:Microarchitectures dbc:Central_processing_unit dbc:Interoperability dbc:Network_computer_(brand) dbc:Interrupts dbc:Computer_hardware_researchers dbc:High-level_language_computer_architecture dbc:Capability_systems