Nothing Special   »   [go: up one dir, main page]

US8890333B2 - Apparatus for stacked semiconductor chips - Google Patents

Apparatus for stacked semiconductor chips Download PDF

Info

Publication number
US8890333B2
US8890333B2 US13/886,758 US201313886758A US8890333B2 US 8890333 B2 US8890333 B2 US 8890333B2 US 201313886758 A US201313886758 A US 201313886758A US 8890333 B2 US8890333 B2 US 8890333B2
Authority
US
United States
Prior art keywords
semiconductor chips
sidewall
principles
inventive concepts
accordance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/886,758
Other versions
US20140008818A1 (en
Inventor
Seokhyun Lee
Jin-woo Park
Taesung PARK
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SEOKHYUN, PARK, JIN-WOO, PARK, TAESUNG
Publication of US20140008818A1 publication Critical patent/US20140008818A1/en
Priority to US14/464,014 priority Critical patent/US9087883B2/en
Application granted granted Critical
Publication of US8890333B2 publication Critical patent/US8890333B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
    • H01L21/76894—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern using a laser, e.g. laser cutting, laser direct writing, laser repair
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/24011—Deposited, e.g. MCM-D type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H01L2224/24051—Conformal with the semiconductor or solid-state device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/24147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the HDI interconnect not connecting to the same level of the lower semiconductor or solid-state body at which the upper semiconductor or solid-state body is mounted, e.g. the upper semiconductor or solid-state body being mounted in a cavity or on a protrusion of the lower semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/245—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/8236—Bonding interfaces of the semiconductor or solid state body
    • H01L2224/82365—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06551—Conductive connections on the side of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • Embodiments in accordance with principles of inventive concepts relate to semiconductor devices and methods of fabricating the same and, more particularly, to stacked structures of semiconductor chips, semiconductor devices including stacked semiconductor chips, methods of fabricating stacked semiconductor chips, and methods of fabricating semiconductor devices which include stacked semiconductor chips.
  • a multi-chip stacked package which may take the form of a “system-in-a-package,” may include a semiconductor package that performs various functions of unit semiconductor devices.
  • a multi-chip stacked package, such as a system-in-a-package may be thicker than, but equal in area (that is, planar size) to a common single-chip package, and, as a result, may be of particular use in portable products in order to pack a high degree of functionality into a relatively small volume.
  • Exemplary embodiments in accordance with principles of inventive concepts may provide semiconductor devices with improved operation reliability.
  • Exemplary embodiments in accordance with principles of inventive concepts may provide methods of fabricating a semiconductor device with improved operation reliability.
  • a stacked structure of semiconductor chips may include: semiconductor chips stacked in one direction; and an interconnection member electrically connecting the semiconductor chips to each other in the one direction.
  • Each of the semiconductor chips may include: a first surface and a second surface opposite to each other and a sidewall connecting the first and second surfaces; a bonding pad disposed on the first surface; a passivation layer disposed on the first surface, the passivation layer including a first opening to expose the bonding pad; a sidewall-insulating layer disposed on the sidewall; and a first adhesion layer disposed on the passivation layer and the sidewall-insulating layer and having a second opening.
  • the second opening may expose the bonding pad and extend from the bonding pad to the sidewall-insulating layer to expose a portion of the passivation layer and a portion of the sidewall-insulating layer.
  • the interconnection member may be disposed on the exposed bonding pad, the exposed portion of the passivation layer, and the exposed portion of the sidewall-insulating layer and extend on the sidewall-insulating layer in the one direction to connect to an interconnection member of another semiconductor chip.
  • the semiconductor chips may be the same type of semiconductor chip.
  • each of the semiconductor chips may further include: a second adhesion layer disposed on the second surface.
  • the sidewall-insulating layer may cover sidewalls of the second adhesion layer and the passivation layer.
  • the sidewall-insulating layer may include an epoxy resin and/or an epoxy molding compound.
  • the interconnection member may include copper.
  • a semiconductor device may include: the stacked structures of the semiconductor chips of the above; and a wiring substrate on which the stacked structure is mounted.
  • the stacked structure may be mounted on the wire substrate with a flip-chip bonding process.
  • a method of fabricating a stacked structure of semiconductor chips may include: preparing a wafer including semiconductor chips, each of the semiconductor chips having a bonding pad and a passivation layer having a first opening to expose the bonding pad; cutting the wafer to separate the semiconductor chips from each other; mounting the semiconductor chips on a carrier substrate; filling a space between the semiconductor chips with an insulating layer on the carrier substrate; forming a first adhesion layer having a second opening on the passivation layer of each of the semiconductor chips, the second opening exposing the bonding pad and portions of the passivation layer and the insulating layer in a direction from the bonding pad to the insulating layer; cutting the insulating layer to separate semiconductor chips respectively having sidewall-insulating layers from each other; stacking the semiconductor chips respectively having the sidewall-insulating layers in one direction; and forming an interconnection member disposed in the first and second openings and extending on the sidewall-insulating layer in the one direction.
  • forming the interconnection member may include: forming a metal layer on the exposed bonding pad, the exposed portions of the passivation layer and the sidewall-insulating layer, and an outer sidewall of the sidewall-insulating layer by a plating process; and patterning the metal layer on the outer sidewall of the sidewall-insulating layer.
  • the metal layer may be patterned using a laser etching process or a wet etching process.
  • the method may further include: forming a first adhesion layer on a rear surface of the wafer.
  • the semiconductor chips may be the same type of semiconductor chip.
  • the insulating layer fills the space to a level of the passivation layer.
  • a method of fabricating a semiconductor device may include: mounting the stacked structure of the semiconductor chips fabricated by the method of the above on a wiring substrate.
  • the stacked structure may be mounted on the wiring substrate with a flip-chip bonding process.
  • an apparatus in an exemplary embodiment in accordance with principles of inventive concepts, includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
  • each semiconductor chip in a stack has a sidewall with a sidewall insulation layer and the stack adhesion layer includes an opening from a bonding pad to the sidewall insulation layer, wherein the interconnection is formed within the opening.
  • an interconnection includes a conductor extending from a semiconductor chip bonding pad to a sidewall insulation layer, along the sidewall insulation layer of the semiconductor chip to another semiconductor chip sidewall insulation layer, and from the sidewall insulation layer of the other semiconductor chip to a bonding pad of the other semiconductor chip.
  • a memory device includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
  • a mobile phone includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
  • FIG. 1 is a perspective view illustrating an exemplary embodiment of stacked semiconductor chips in accordance with principles of inventive concepts
  • FIGS. 2A to 9A are cross-sectional views taken along a line I-I′ of FIG. 1 for describing an exemplary method of fabricating stacked semiconductor chips in accordance with principles of inventive concepts;
  • FIGS. 2B to 9B are cross-sectional views taken along a line II-II′ of FIG. 1 for describing an exemplary method of fabricating stacked semiconductor chips in accordance with principles of inventive concepts;
  • FIG. 10 is a cross-sectional view illustrating an exemplary embodiment of a semiconductor device including stacked semiconductor chips and a method of fabricating the same in accordance with principles of inventive concepts;
  • FIG. 11 is a plan view illustrating an exemplary embodiment of a package module in accordance with principles of inventive concepts
  • FIG. 12 is a schematic block diagram illustrating an exemplary embodiment of a memory card in accordance with principles of inventive concepts
  • FIG. 13 is a schematic block diagram illustrating an exemplary embodiment of an electronic system in accordance with principles of inventive concepts.
  • FIG. 14 is a perspective view illustrating an exemplary embodiment of an electronic device in accordance with principles of inventive concepts.
  • first”, “second”, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of exemplary embodiments.
  • spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “bottom,” “below,” “lower,” or “beneath” other elements or features would then be oriented “atop,” or “above,” the other elements or features. Thus, the exemplary terms “bottom,” or “below” can encompass both an orientation of above and below, top and bottom. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
  • Exemplary embodiments in accordance with principles of inventive concepts are described herein with reference to cross-sectional illustrations those are schematic illustrations of idealized embodiments (and intermediate structures) of exemplary embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments in accordance with principles of inventive concepts should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region.
  • a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
  • the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of exemplary embodiments.
  • FIG. 1 is a perspective view illustrating an exemplary embodiment of a stacked structure of semiconductor chips, or, simply, stacked semiconductor chips, in accordance with principles of inventive concepts.
  • a stacked structure 100 may include semiconductor chips 110 stacked in one direction and metal interconnections 130 a connecting the semiconductor chips 110 to each other in the one direction. That is, the stacked structure 100 may include the semiconductor chips 110 stacked “one on top of the other” in a “vertical” direction, with the metal interconnections 130 a interconnecting the stacked semiconductor chips 110 .
  • Each of the semiconductor chips 110 may have an active surface, an inactive, or, rear, surface opposite the active surface, and at least one sidewall connecting the active surface and the rear surface.
  • each semiconductor chips 110 may include bonding pads 112 disposed on the active surface, a rear surface-adhesion layer 120 disposed on the rear surface, a passivation layer 114 disposed on the active surface and exposing the bonding pads 112 , a sidewall-insulating layer 116 a disposed on the sidewall, and a stack-adhesion layer 118 disposed on the passivation layer 114 and the sidewall-insulating layer 116 a .
  • the stack-adhesion layer 118 may include openings, each of which may expose the bonding pad 112 .
  • each of the openings of the stack-adhesion layer 118 may extend from respective bonding pads 112 to the sidewall-insulating layer 116 a to expose a portion of the passivation layer 114 and a portion of the sidewall-insulating layer 116 a .
  • all the stacked semiconductor chips 110 may be the same kind of semiconductor chip.
  • the rear surface-adhesion layer 120 and the stack-adhesion layer 118 may each include an adhesive resin having an electrically insulating property, may have a tape-shape or a hardened shape from a liquid state, and may include a photosensitive adhesive resin capable of being patterned by a photolithography process.
  • the passivation layer 114 may include a nitride, such as silicon nitride and/or silicon oxynitride, for example.
  • the sidewall-insulating layer 116 a may include an epoxy resin and/or an epoxy molding compound (EMC).
  • EMC epoxy molding compound
  • the sidewall-insulating layer 116 a may insulate the sidewall of the semiconductor chip 110 and may cover the rear surface-adhesion layer 120 and the passivation layer 114 , for example.
  • the metal interconnection 130 a may be disposed on the exposed bonding pad 112 , the exposed portion of the passivation layer 114 , and the exposed portion of the sidewall-insulating layer 116 a . Additionally, the metal interconnection 130 a may extend primarily in the one direction (that is, in the direction of stacking) on the sidewall-insulating layer 116 a .
  • the stacked semiconductor chips 110 may be electrically connected to each other by the metal interconnections 130 a , which may include copper (Cu), for example.
  • the stacked semiconductor chips 110 may be electrically connected to one another without the use of a bonding wire.
  • wires employed in the wire bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired.
  • the stacked structure 100 may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure.
  • FIGS. 2A to 9A are cross-sectional views taken along a line I-I′ of FIG. 1 and will be used to illustrate an exemplary method in accordance with principles of inventive concepts of fabricating a stacked structure of semiconductor chips.
  • FIGS. 2B to 9B are cross-sectional views taken along a line II-II′ of FIG. 1 and will be used to illustrate an exemplary method in accordance with principles of inventive concepts of fabricating a stacked structure of semiconductor chips.
  • a wafer may be prepared.
  • the wafer may include semiconductor chips 110 .
  • Each of the semiconductor chips 110 may have bonding pads 112 and a passivation layer 114 exposing the bonding pads 112 (that is, leaving the boding pads 112 exposed).
  • the passivation layer 114 may include a nitride such as silicon nitride and/or silicon oxynitride, for example.
  • a rear surface of the wafer may be polished for thinning the semiconductor chips 110 .
  • a rear surface-adhesion layer 120 which may include an electrically insulating adhesive resin, may be formed on the polished rear surface of the wafer.
  • the rear surface-adhesion layer 120 may have a tape-shape or a hardened shape from a liquid state (that is, a shape hardened from a liquid state).
  • the rear surface-adhesion layer 120 may include a photosensitive adhesive resin capable of being patterned by a photolithography process, for example.
  • the rear surface-adhesion layer 120 may include a re-workable adhesive capable of easily being separated from the semiconductor chip 110 after bonding.
  • the rear surface-adhesion layer 120 may be easily separated from the semiconductor chips 110 after the wafer is bonded to a handing wafer (also referred to herein as a handling wafer) through the rear surface-adhesion layer 120 and the wafer is then cut along a chip cutting region 125 to separate the semiconductor chips 110 from each other.
  • the re-workable adhesive of the rear surface-adhesion layer 120 may be an adhesive including an ultraviolet curable resin (UV resin) or a thermoplastic resin.
  • the handing wafer may be used for reducing a mechanical stress applied to the wafer in the process polishing the rear surface of the wafer and for suppressing warpage of the thinned wafer after the polishing process, for example, and may be formed of a material having a coefficient of thermal expansion (CTE) equal to, or similar to, that of the active wafer (that is, the wafer including semiconductor chips 110 ).
  • the handing wafer may be a silicon substrate or a glass substrate.
  • the handing wafer may have the same circular plate-shape as the wafer.
  • the wafer may be cut using a cutting tool to separate the semiconductor chips 110 from each other.
  • the semiconductor chips 110 may be mounted on a carrier substrate 210 .
  • the semiconductor chips 110 may be spaced apart from each other on the carrier substrate 210 .
  • the separated semiconductor chips 110 may be bonded to the carrier substrate 210 with the rear surface-adhesion layer 120 therebetween, for example.
  • an additional adhesion layer may be formed on a rear surface of each of the semiconductor chips 110 .
  • the additional adhesion layer may include an electrically-insulating adhesive resin and may have a tape-shape (for example, a shape defined by tape) or a hardened shape from a liquid state (for example, a shape defined in a material that is in a liquid state and then solidifies in the defined shape).
  • the additional adhesion layer may include a photosensitive adhesive resin capable of being patterned by a photolithography process, for example.
  • Good semiconductor chips 110 that is, semiconductor chips 110 that pass a functionality test, may be selected from the separated semiconductor chips 110 and then be mounted on the carrier substrate 210 .
  • an insulating layer 116 may fill a space between the semiconductor chips 110 mounted on the carrier substrate 210 .
  • the insulating layer 116 which may include an epoxy resin and/or an epoxy molding compound, may fill the space to a level of the passivation layer 114 , for example.
  • a stack-adhesion layer 118 may be formed on the passivation layer 114 of each of the semiconductor chips 110 .
  • the stack-adhesion layer 118 may include openings 119 , each of which may expose the bonding pad 112 , and all bonding pads 112 may be exposed by the openings 119 .
  • the openings 119 may extend from each of the bonding pads 112 to the insulating layer 116 (or an edge of the semiconductor chip 110 ) to expose a portion of the passivation layer 114 and a portion of the insulating layer 116 , for example.
  • the stack-adhesion layer 118 may include an electrically insulating adhesive resin and may have a tape-shape or a hardened shape from a liquid state.
  • the stack-adhesion layer 118 may include a photosensitive adhesive resin capable of being patterned by a photolithography process.
  • the insulating layer 116 may be cut to separate semiconductor chips 110 having sidewall-insulating layers 116 a from each other.
  • the insulating layer 116 may be cut by a cutting tool such as a laser cutter.
  • the sidewall of each of the semiconductor chips 110 may thereby be electrically insulated.
  • the separated semiconductor chips 110 may be detached from the carrier substrate 210 .
  • the semiconductor chips 110 may be stacked in one direction, also referred to herein as a “vertical” direction.
  • the semiconductor chips 110 may all be the same kind of semiconductor chip.
  • Empty regions may exist between the stacked semiconductor chips 110 due to the openings 119 of the stack-adhesion layers 118 , as illustrated in FIGS. 5A and 6A .
  • the empty region may expose the bonding pad 112 and the portions of the passivation layer 114 and the sidewall-insulating layer 116 a disposed along a direction from the bonding pad 112 to the edge of the semiconductor chip 110 .
  • a metal layer 130 may be formed on the exposed bonding pad 112 , the exposed portions of the passivation layer 114 and the sidewall-insulating layer 116 a , and an outer sidewall of the sidewall-insulating layer 116 a.
  • the metal layer 130 which may include copper, may be formed by a plating process, for example.
  • the metal layer 130 may include a seed layer (not shown) and a bulk layer.
  • the bulk layer may be formed by an electroplating process using the seed layer as a seed.
  • the seed layer may be formed using a palladium (Pd)-treatment and/or an electroless plating process, and then the bulk layer may be formed by a copper-electroplating process.
  • Pd palladium
  • the metal layer 130 on the outer sidewall of the sidewall-insulating layer 116 a may be patterned to form a metal interconnection 130 a using a laser etching process or a wet etching process, for example.
  • the stacked semiconductor chips 110 may be electrically connected to each other without a bonding wire.
  • the stacked structure 100 in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure.
  • the stacked semiconductor chips 110 may be electrically connected to each other by a plating process, so that the stacked structure 100 may be easily and inexpensively fabricated with a high degree of efficiency.
  • FIG. 10 is a cross-sectional view illustrating an exemplary embodiment of a semiconductor device that includes a stacked structure 100 of semiconductor chips and a method of fabricating the same in accordance with principles of inventive concepts.
  • a semiconductor device may include the stacked structure 100 including the semiconductor chips 110 and a wiring substrate 310 on which the stacked structure 100 is mounted.
  • the wiring substrate 310 which may be implemented as a printed circuit board (PCB), may include a plurality of wirings (not shown), which may be formed internally, for example.
  • the wiring substrate 310 may be a semiconductor substrate (e.g., a silicon substrate, a silicon-germanium substrate, or a silicon-on-insulator (SOI) substrate).
  • the plurality of wirings may include a conductive material.
  • the stacked structure 100 of the semiconductor chips 110 may be mounted on, and electrically connected to, the wiring substrate 310 in a flip-chip (F/C) bonding manner.
  • the stacked structure 100 is mounted using solder balls 312 for mounting on the wiring substrate 310 in the flip-chip (F/C) bonding manner.
  • inventive concepts are not limited thereto.
  • the stacked structure 100 may be mounted using the rear surface-adhesion layer 120 of a lowermost semiconductor chip 110 and bonding wires on the wiring substrate 310 in a wire bonding manner, for example.
  • the semiconductor device may also include at least one external connecting solder ball 314 provided on a lower surface of the wiring substrate 310 .
  • the semiconductor device may be mounted on, and electrically connected to, a mother board through the external connecting solder ball 314 , for example.
  • the stacked semiconductor chips 110 may be electrically connected to each other without a bonding wire.
  • wires employed in the wire-bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired.
  • the stacked structure 100 in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure.
  • the stacked semiconductor chips 110 may be electrically connected to each other by a plating process, so that the stacked structure 100 may be easily and inexpensively fabricated with a high degree of efficiency.
  • FIG. 11 is a plan view illustrating an exemplary embodiment of a package module in accordance with principles of inventive concepts.
  • a package module 700 may include a module board 702 (including external connecting terminals 708 ), a semiconductor chip 704 mounted on the module board 702 , and a quad flat package (QFP) type of a semiconductor package 706 , for example.
  • the semiconductor package 706 may include a semiconductor device having a stacked structure of semiconductor chips in accordance with principles of inventive concepts.
  • the package module 700 may be connected to an external electronic device through the external connecting terminals 708 , for example.
  • FIG. 12 is a schematic block diagram illustrating an exemplary embodiment of a memory card in accordance with principles of inventive concepts.
  • a memory card 800 may include a controller 820 and a memory device 830 in a housing 810 .
  • the controller 820 and the memory device 830 may exchange electrical signals with each other.
  • the memory device 830 may exchange data with the controller 820 according to command of the controller 820 .
  • the memory card 800 may store data in the memory device 830 or output data stored in the memory device 830 to an external electronic device, for example.
  • the controller 820 and/or the memory device 830 may include at least one semiconductor having a stacked structure in accordance with principles of inventive concepts.
  • the controller 820 may include a system-in-a-package and the memory device 830 may include the multi-chip package.
  • the controller 820 and/or the memory devices 830 may employ stack-type packages in accordance with principles of inventive concepts.
  • the memory card 800 may be used as a data storage medium installed in any of various portable devices.
  • the memory card 800 may be used as a multimedia card (MMC) or a secure digital (SD) card.
  • FIG. 13 is a schematic block diagram illustrating an exemplary embodiment of an electronic system in accordance with principles of inventive concepts.
  • An electronic system 900 may include at least one semiconductor device in accordance with principles of inventive concepts.
  • the electronic system 900 may be implemented as a mobile device, such as a smartphone, a tablet, or a notebook, or a computer, for example.
  • the electronic system 900 may include a memory system 912 , a processor 914 , a random access memory (RAM) device 916 , and a user interface unit 918 which communicate with each other through a data bus 920 .
  • the processor 914 may execute a program and control the electronic system 900 .
  • the RAM device 916 may be used as an operating memory of the processor 914 . Any one, or all, of the processor 914 and the RAM device 916 may include a semiconductor device in accordance with principles of inventive concepts. The processor 914 and the RAM device 916 may be included in one package.
  • the user interface unit 918 may be used for data input/output of the electronic system 900 .
  • the memory system 912 may store a code for operating the processor 914 , data processed by the processor 914 , and/or data inputted from an external electronic device.
  • the memory system 912 may include a controller and a memory device.
  • the memory system 912 may be the same as the memory card 800 illustrated in FIG. 12 , for example.
  • the electronic system 900 of FIG. 13 may be applied to, or employed by, electronic control elements of various electronic devices, for example.
  • FIG. 14 shows an exemplary embodiment of a mobile phone 1000 applied with (that is, which includes) the electronic system 900 of FIG. 13 .
  • the electronic system 900 of FIG. 13 may be applied to a portable notebook computer, a MP3 player, a navigation system, a solid state disk (SSD), a car, and/or household appliances, for example.
  • SSD solid state disk
  • semiconductor chips of a stacked structure in accordance with principles of inventive concepts may be electrically connected to one another without the use of a bonding wire.
  • the stacked structure in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure.
  • the stacked semiconductor chips may be electrically connected to each other by a plating process, so that the stacked structure may be easily and inexpensively fabricated with a high degree of efficiency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Optics & Photonics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Stacked semiconductor chips include a bonding-wire-free interconnection electrically connecting the semiconductor chips to each. An opening in an adhesion layer between the semiconductor chips may provide a path for the interconnection from a bonding pad on one semiconductor chip, along a sidewall insulation layer of the semiconductor chip, along a sidewall insulation layer of another semiconductor chip to a bonding pad on the other semiconductor chip.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This U.S. non-provisional patent application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2012-0073960, filed on Jul. 6, 2012, the entirety of which is incorporated by reference herein.
BACKGROUND
Embodiments in accordance with principles of inventive concepts relate to semiconductor devices and methods of fabricating the same and, more particularly, to stacked structures of semiconductor chips, semiconductor devices including stacked semiconductor chips, methods of fabricating stacked semiconductor chips, and methods of fabricating semiconductor devices which include stacked semiconductor chips.
Semiconductor chips may be stacked in a package in order to fabricate compact, light-weight, high-performance electronic products. A multi-chip stacked package, which may take the form of a “system-in-a-package,” may include a semiconductor package that performs various functions of unit semiconductor devices. A multi-chip stacked package, such as a system-in-a-package may be thicker than, but equal in area (that is, planar size) to a common single-chip package, and, as a result, may be of particular use in portable products in order to pack a high degree of functionality into a relatively small volume.
SUMMARY
Exemplary embodiments in accordance with principles of inventive concepts may provide semiconductor devices with improved operation reliability.
Exemplary embodiments in accordance with principles of inventive concepts may provide methods of fabricating a semiconductor device with improved operation reliability.
In an exemplary embodiment in accordance with principles of inventive concepts, a stacked structure of semiconductor chips may include: semiconductor chips stacked in one direction; and an interconnection member electrically connecting the semiconductor chips to each other in the one direction. Each of the semiconductor chips may include: a first surface and a second surface opposite to each other and a sidewall connecting the first and second surfaces; a bonding pad disposed on the first surface; a passivation layer disposed on the first surface, the passivation layer including a first opening to expose the bonding pad; a sidewall-insulating layer disposed on the sidewall; and a first adhesion layer disposed on the passivation layer and the sidewall-insulating layer and having a second opening. The second opening may expose the bonding pad and extend from the bonding pad to the sidewall-insulating layer to expose a portion of the passivation layer and a portion of the sidewall-insulating layer. The interconnection member may be disposed on the exposed bonding pad, the exposed portion of the passivation layer, and the exposed portion of the sidewall-insulating layer and extend on the sidewall-insulating layer in the one direction to connect to an interconnection member of another semiconductor chip.
In an exemplary embodiment in accordance with principles of inventive concepts, the semiconductor chips may be the same type of semiconductor chip.
In an exemplary embodiment in accordance with principles of inventive concepts, each of the semiconductor chips may further include: a second adhesion layer disposed on the second surface.
In an exemplary embodiment in accordance with principles of inventive concepts, the sidewall-insulating layer may cover sidewalls of the second adhesion layer and the passivation layer.
In an exemplary embodiment in accordance with principles of inventive concepts, the sidewall-insulating layer may include an epoxy resin and/or an epoxy molding compound.
In an exemplary embodiment in accordance with principles of inventive concepts, the interconnection member may include copper.
In another aspect, a semiconductor device may include: the stacked structures of the semiconductor chips of the above; and a wiring substrate on which the stacked structure is mounted.
In an exemplary embodiment in accordance with principles of inventive concepts, the stacked structure may be mounted on the wire substrate with a flip-chip bonding process.
In still another aspect, a method of fabricating a stacked structure of semiconductor chips may include: preparing a wafer including semiconductor chips, each of the semiconductor chips having a bonding pad and a passivation layer having a first opening to expose the bonding pad; cutting the wafer to separate the semiconductor chips from each other; mounting the semiconductor chips on a carrier substrate; filling a space between the semiconductor chips with an insulating layer on the carrier substrate; forming a first adhesion layer having a second opening on the passivation layer of each of the semiconductor chips, the second opening exposing the bonding pad and portions of the passivation layer and the insulating layer in a direction from the bonding pad to the insulating layer; cutting the insulating layer to separate semiconductor chips respectively having sidewall-insulating layers from each other; stacking the semiconductor chips respectively having the sidewall-insulating layers in one direction; and forming an interconnection member disposed in the first and second openings and extending on the sidewall-insulating layer in the one direction.
In an exemplary embodiment in accordance with principles of inventive concepts, forming the interconnection member may include: forming a metal layer on the exposed bonding pad, the exposed portions of the passivation layer and the sidewall-insulating layer, and an outer sidewall of the sidewall-insulating layer by a plating process; and patterning the metal layer on the outer sidewall of the sidewall-insulating layer. The metal layer may be patterned using a laser etching process or a wet etching process.
In an exemplary embodiment in accordance with principles of inventive concepts, before cutting the wafer, the method may further include: forming a first adhesion layer on a rear surface of the wafer.
In an exemplary embodiment in accordance with principles of inventive concepts, the semiconductor chips may be the same type of semiconductor chip.
In an exemplary embodiment in accordance with principles of inventive concepts, the insulating layer fills the space to a level of the passivation layer.
In yet still another aspect, a method of fabricating a semiconductor device may include: mounting the stacked structure of the semiconductor chips fabricated by the method of the above on a wiring substrate.
In an exemplary embodiment in accordance with principles of inventive concepts, the stacked structure may be mounted on the wiring substrate with a flip-chip bonding process.
In an exemplary embodiment in accordance with principles of inventive concepts, an apparatus includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
In an exemplary embodiment in accordance with principles of inventive concepts, each semiconductor chip in a stack has a sidewall with a sidewall insulation layer and the stack adhesion layer includes an opening from a bonding pad to the sidewall insulation layer, wherein the interconnection is formed within the opening.
In an exemplary embodiment in accordance with principles of inventive concepts, an interconnection includes a conductor extending from a semiconductor chip bonding pad to a sidewall insulation layer, along the sidewall insulation layer of the semiconductor chip to another semiconductor chip sidewall insulation layer, and from the sidewall insulation layer of the other semiconductor chip to a bonding pad of the other semiconductor chip.
In an exemplary embodiment in accordance with principles of inventive concepts, a memory device includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
In an exemplary embodiment in accordance with principles of inventive concepts, a mobile phone includes semiconductor chips, each having a bonding pad, stacked one on the other; a stack adhesion layer formed between the semiconductor chips; and a bonding-wire-free interconnection between a bonding pad on one chip and a bonding pad on another chip.
BRIEF DESCRIPTION OF THE DRAWINGS
The inventive concept will become more apparent in view of the attached drawings and accompanying detailed description.
FIG. 1 is a perspective view illustrating an exemplary embodiment of stacked semiconductor chips in accordance with principles of inventive concepts;
FIGS. 2A to 9A are cross-sectional views taken along a line I-I′ of FIG. 1 for describing an exemplary method of fabricating stacked semiconductor chips in accordance with principles of inventive concepts;
FIGS. 2B to 9B are cross-sectional views taken along a line II-II′ of FIG. 1 for describing an exemplary method of fabricating stacked semiconductor chips in accordance with principles of inventive concepts;
FIG. 10 is a cross-sectional view illustrating an exemplary embodiment of a semiconductor device including stacked semiconductor chips and a method of fabricating the same in accordance with principles of inventive concepts;
FIG. 11 is a plan view illustrating an exemplary embodiment of a package module in accordance with principles of inventive concepts;
FIG. 12 is a schematic block diagram illustrating an exemplary embodiment of a memory card in accordance with principles of inventive concepts;
FIG. 13 is a schematic block diagram illustrating an exemplary embodiment of an electronic system in accordance with principles of inventive concepts; and
FIG. 14 is a perspective view illustrating an exemplary embodiment of an electronic device in accordance with principles of inventive concepts.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
Exemplary embodiments in accordance with principles of inventive concepts will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments are shown. Exemplary embodiments in accordance with principles of inventive concepts may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of exemplary embodiments to those of ordinary skill in the art. In the drawings, the thicknesses of layers and regions may be exaggerated for clarity. Like reference numerals in the drawings denote like elements, and thus their description may not be repeated.
It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Like numbers indicate like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items. Other words used to describe the relationship between elements or layers should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” “on” versus “directly on”). The word “or” is used in an inclusive sense, unless otherwise indicated.
It will be understood that, although the terms “first”, “second”, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of exemplary embodiments.
Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “bottom,” “below,” “lower,” or “beneath” other elements or features would then be oriented “atop,” or “above,” the other elements or features. Thus, the exemplary terms “bottom,” or “below” can encompass both an orientation of above and below, top and bottom. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of exemplary embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising”, “includes” and/or “including,” if used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
Exemplary embodiments in accordance with principles of inventive concepts are described herein with reference to cross-sectional illustrations those are schematic illustrations of idealized embodiments (and intermediate structures) of exemplary embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments in accordance with principles of inventive concepts should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of exemplary embodiments.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which exemplary embodiments in accordance with principles of inventive concepts belong. It will be further understood that terms, such as those defined in commonly-used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
FIG. 1 is a perspective view illustrating an exemplary embodiment of a stacked structure of semiconductor chips, or, simply, stacked semiconductor chips, in accordance with principles of inventive concepts. A stacked structure 100 may include semiconductor chips 110 stacked in one direction and metal interconnections 130 a connecting the semiconductor chips 110 to each other in the one direction. That is, the stacked structure 100 may include the semiconductor chips 110 stacked “one on top of the other” in a “vertical” direction, with the metal interconnections 130 a interconnecting the stacked semiconductor chips 110.
Each of the semiconductor chips 110 may have an active surface, an inactive, or, rear, surface opposite the active surface, and at least one sidewall connecting the active surface and the rear surface. In an exemplary embodiment in accordance with principles of inventive concepts, each semiconductor chips 110 may include bonding pads 112 disposed on the active surface, a rear surface-adhesion layer 120 disposed on the rear surface, a passivation layer 114 disposed on the active surface and exposing the bonding pads 112, a sidewall-insulating layer 116 a disposed on the sidewall, and a stack-adhesion layer 118 disposed on the passivation layer 114 and the sidewall-insulating layer 116 a. The stack-adhesion layer 118 may include openings, each of which may expose the bonding pad 112. In an exemplary embodiment in accordance with principles of inventive concepts, each of the openings of the stack-adhesion layer 118 may extend from respective bonding pads 112 to the sidewall-insulating layer 116 a to expose a portion of the passivation layer 114 and a portion of the sidewall-insulating layer 116 a. In an exemplary embodiment in accordance with principles of inventive concepts, all the stacked semiconductor chips 110 may be the same kind of semiconductor chip.
The rear surface-adhesion layer 120 and the stack-adhesion layer 118 may each include an adhesive resin having an electrically insulating property, may have a tape-shape or a hardened shape from a liquid state, and may include a photosensitive adhesive resin capable of being patterned by a photolithography process.
The passivation layer 114 may include a nitride, such as silicon nitride and/or silicon oxynitride, for example.
The sidewall-insulating layer 116 a may include an epoxy resin and/or an epoxy molding compound (EMC). The sidewall-insulating layer 116 a may insulate the sidewall of the semiconductor chip 110 and may cover the rear surface-adhesion layer 120 and the passivation layer 114, for example.
In an exemplary embodiment in accordance with principles of inventive concepts, the metal interconnection 130 a may be disposed on the exposed bonding pad 112, the exposed portion of the passivation layer 114, and the exposed portion of the sidewall-insulating layer 116 a. Additionally, the metal interconnection 130 a may extend primarily in the one direction (that is, in the direction of stacking) on the sidewall-insulating layer 116 a. The stacked semiconductor chips 110 may be electrically connected to each other by the metal interconnections 130 a, which may include copper (Cu), for example.
In an exemplary embodiment in accordance with principles of inventive concepts, the stacked semiconductor chips 110 may be electrically connected to one another without the use of a bonding wire. In such exemplary embodiments, it is possible to avoid problems that otherwise may occur due to the use of a wire bonding process. That is, wires employed in the wire bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired. The stacked structure 100 may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure.
FIGS. 2A to 9A are cross-sectional views taken along a line I-I′ of FIG. 1 and will be used to illustrate an exemplary method in accordance with principles of inventive concepts of fabricating a stacked structure of semiconductor chips. FIGS. 2B to 9B are cross-sectional views taken along a line II-II′ of FIG. 1 and will be used to illustrate an exemplary method in accordance with principles of inventive concepts of fabricating a stacked structure of semiconductor chips.
Referring to FIGS. 2A and 2B, a wafer may be prepared. The wafer may include semiconductor chips 110. Each of the semiconductor chips 110 may have bonding pads 112 and a passivation layer 114 exposing the bonding pads 112 (that is, leaving the boding pads 112 exposed). The passivation layer 114 may include a nitride such as silicon nitride and/or silicon oxynitride, for example.
In an exemplary embodiment in accordance with principles of inventive concepts, a rear surface of the wafer may be polished for thinning the semiconductor chips 110. A rear surface-adhesion layer 120, which may include an electrically insulating adhesive resin, may be formed on the polished rear surface of the wafer. The rear surface-adhesion layer 120 may have a tape-shape or a hardened shape from a liquid state (that is, a shape hardened from a liquid state). The rear surface-adhesion layer 120 may include a photosensitive adhesive resin capable of being patterned by a photolithography process, for example.
Alternatively, the rear surface-adhesion layer 120 may include a re-workable adhesive capable of easily being separated from the semiconductor chip 110 after bonding. In such an exemplary embodiment in accordance with principles of inventive concepts, the rear surface-adhesion layer 120 may be easily separated from the semiconductor chips 110 after the wafer is bonded to a handing wafer (also referred to herein as a handling wafer) through the rear surface-adhesion layer 120 and the wafer is then cut along a chip cutting region 125 to separate the semiconductor chips 110 from each other. For example, the re-workable adhesive of the rear surface-adhesion layer 120 may be an adhesive including an ultraviolet curable resin (UV resin) or a thermoplastic resin.
The handing wafer may be used for reducing a mechanical stress applied to the wafer in the process polishing the rear surface of the wafer and for suppressing warpage of the thinned wafer after the polishing process, for example, and may be formed of a material having a coefficient of thermal expansion (CTE) equal to, or similar to, that of the active wafer (that is, the wafer including semiconductor chips 110). For example, the handing wafer may be a silicon substrate or a glass substrate. The handing wafer may have the same circular plate-shape as the wafer.
Referring to an exemplary embodiment in accordance with principles of inventive concepts illustrated in FIGS. 3A and 3B, the wafer may be cut using a cutting tool to separate the semiconductor chips 110 from each other. Subsequently, the semiconductor chips 110 may be mounted on a carrier substrate 210. The semiconductor chips 110 may be spaced apart from each other on the carrier substrate 210. The separated semiconductor chips 110 may be bonded to the carrier substrate 210 with the rear surface-adhesion layer 120 therebetween, for example.
Alternatively, in another exemplary embodiment in accordance with principles of inventive concepts, if the rear surface-adhesion layer 120 is removed from the semiconductor chips 110 after the wafer is cut, an additional adhesion layer (not shown) may be formed on a rear surface of each of the semiconductor chips 110. The additional adhesion layer may include an electrically-insulating adhesive resin and may have a tape-shape (for example, a shape defined by tape) or a hardened shape from a liquid state (for example, a shape defined in a material that is in a liquid state and then solidifies in the defined shape). The additional adhesion layer may include a photosensitive adhesive resin capable of being patterned by a photolithography process, for example.
Good semiconductor chips 110, that is, semiconductor chips 110 that pass a functionality test, may be selected from the separated semiconductor chips 110 and then be mounted on the carrier substrate 210.
Referring to the exemplary embodiment in accordance with principles of inventive concepts of FIGS. 4A and 4B, an insulating layer 116 may fill a space between the semiconductor chips 110 mounted on the carrier substrate 210. The insulating layer 116, which may include an epoxy resin and/or an epoxy molding compound, may fill the space to a level of the passivation layer 114, for example.
Referring FIGS. 5A and 5B, in an exemplary embodiment in accordance with principles of inventive concepts, a stack-adhesion layer 118 may be formed on the passivation layer 114 of each of the semiconductor chips 110. The stack-adhesion layer 118 may include openings 119, each of which may expose the bonding pad 112, and all bonding pads 112 may be exposed by the openings 119. The openings 119 may extend from each of the bonding pads 112 to the insulating layer 116 (or an edge of the semiconductor chip 110) to expose a portion of the passivation layer 114 and a portion of the insulating layer 116, for example.
The stack-adhesion layer 118 may include an electrically insulating adhesive resin and may have a tape-shape or a hardened shape from a liquid state. The stack-adhesion layer 118 may include a photosensitive adhesive resin capable of being patterned by a photolithography process.
Referring to FIGS. 6A and 6B, in an exemplary embodiment in accordance with principles of inventive concepts, the insulating layer 116 may be cut to separate semiconductor chips 110 having sidewall-insulating layers 116 a from each other. The insulating layer 116 may be cut by a cutting tool such as a laser cutter. In such an exemplary embodiment, the sidewall of each of the semiconductor chips 110 may thereby be electrically insulated.
Referring to FIGS. 7A and 7B, in an exemplary embodiment in accordance with principles of inventive concepts, the separated semiconductor chips 110 may be detached from the carrier substrate 210. Next, the semiconductor chips 110 may be stacked in one direction, also referred to herein as a “vertical” direction. The semiconductor chips 110 may all be the same kind of semiconductor chip.
Empty regions may exist between the stacked semiconductor chips 110 due to the openings 119 of the stack-adhesion layers 118, as illustrated in FIGS. 5A and 6A. The empty region may expose the bonding pad 112 and the portions of the passivation layer 114 and the sidewall-insulating layer 116 a disposed along a direction from the bonding pad 112 to the edge of the semiconductor chip 110.
Referring to FIGS. 8A and 8B, in an exemplary embodiment in accordance with principles of inventive concepts, a metal layer 130 may be formed on the exposed bonding pad 112, the exposed portions of the passivation layer 114 and the sidewall-insulating layer 116 a, and an outer sidewall of the sidewall-insulating layer 116 a.
The metal layer 130, which may include copper, may be formed by a plating process, for example. The metal layer 130 may include a seed layer (not shown) and a bulk layer. The bulk layer may be formed by an electroplating process using the seed layer as a seed. For example, the seed layer may be formed using a palladium (Pd)-treatment and/or an electroless plating process, and then the bulk layer may be formed by a copper-electroplating process. Referring to FIGS. 9A and 9B, in accordance with principles of inventive concepts, the metal layer 130 on the outer sidewall of the sidewall-insulating layer 116 a may be patterned to form a metal interconnection 130 a using a laser etching process or a wet etching process, for example.
In exemplary embodiments of a stacked structure 100 in accordance with principles of inventive concepts, the stacked semiconductor chips 110 may be electrically connected to each other without a bonding wire. In such exemplary embodiments, it is possible to avoid problems that otherwise may occur due to the use of a wire-bonding process. That is, wires employed in the wire-bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired. The stacked structure 100 in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure. Additionally, the stacked semiconductor chips 110 may be electrically connected to each other by a plating process, so that the stacked structure 100 may be easily and inexpensively fabricated with a high degree of efficiency.
FIG. 10 is a cross-sectional view illustrating an exemplary embodiment of a semiconductor device that includes a stacked structure 100 of semiconductor chips and a method of fabricating the same in accordance with principles of inventive concepts.
Referring to FIG. 10, a semiconductor device may include the stacked structure 100 including the semiconductor chips 110 and a wiring substrate 310 on which the stacked structure 100 is mounted.
In accordance with principles of inventive concepts, the wiring substrate 310, which may be implemented as a printed circuit board (PCB), may include a plurality of wirings (not shown), which may be formed internally, for example. Alternatively, the wiring substrate 310 may be a semiconductor substrate (e.g., a silicon substrate, a silicon-germanium substrate, or a silicon-on-insulator (SOI) substrate). The plurality of wirings may include a conductive material.
In an exemplary embodiment in accordance with principles of inventive concepts, the stacked structure 100 of the semiconductor chips 110 may be mounted on, and electrically connected to, the wiring substrate 310 in a flip-chip (F/C) bonding manner. In FIG. 10, the stacked structure 100 is mounted using solder balls 312 for mounting on the wiring substrate 310 in the flip-chip (F/C) bonding manner. However, inventive concepts are not limited thereto. Though not shown in the drawings, the stacked structure 100 may be mounted using the rear surface-adhesion layer 120 of a lowermost semiconductor chip 110 and bonding wires on the wiring substrate 310 in a wire bonding manner, for example.
In accordance with principles of inventive concepts, the semiconductor device may also include at least one external connecting solder ball 314 provided on a lower surface of the wiring substrate 310. The semiconductor device may be mounted on, and electrically connected to, a mother board through the external connecting solder ball 314, for example.
In an exemplary embodiment of a semiconductor device in accordance with principles of inventive concepts, the stacked semiconductor chips 110 may be electrically connected to each other without a bonding wire. In such exemplary embodiments, it is possible to avoid problems that otherwise may occur due to the use of a wire-bonding process. That is, wires employed in the wire-bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired. The stacked structure 100 in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure. Additionally, the stacked semiconductor chips 110 may be electrically connected to each other by a plating process, so that the stacked structure 100 may be easily and inexpensively fabricated with a high degree of efficiency.
FIG. 11 is a plan view illustrating an exemplary embodiment of a package module in accordance with principles of inventive concepts. A package module 700 may include a module board 702 (including external connecting terminals 708), a semiconductor chip 704 mounted on the module board 702, and a quad flat package (QFP) type of a semiconductor package 706, for example. The semiconductor package 706 may include a semiconductor device having a stacked structure of semiconductor chips in accordance with principles of inventive concepts. The package module 700 may be connected to an external electronic device through the external connecting terminals 708, for example.
FIG. 12 is a schematic block diagram illustrating an exemplary embodiment of a memory card in accordance with principles of inventive concepts. A memory card 800 may include a controller 820 and a memory device 830 in a housing 810. The controller 820 and the memory device 830 may exchange electrical signals with each other. For example, the memory device 830 may exchange data with the controller 820 according to command of the controller 820. Thus, the memory card 800 may store data in the memory device 830 or output data stored in the memory device 830 to an external electronic device, for example.
The controller 820 and/or the memory device 830 may include at least one semiconductor having a stacked structure in accordance with principles of inventive concepts. For example, the controller 820 may include a system-in-a-package and the memory device 830 may include the multi-chip package. In other embodiments, the controller 820 and/or the memory devices 830 may employ stack-type packages in accordance with principles of inventive concepts. The memory card 800 may be used as a data storage medium installed in any of various portable devices. For example, the memory card 800 may be used as a multimedia card (MMC) or a secure digital (SD) card.
FIG. 13 is a schematic block diagram illustrating an exemplary embodiment of an electronic system in accordance with principles of inventive concepts. An electronic system 900 may include at least one semiconductor device in accordance with principles of inventive concepts. The electronic system 900 may be implemented as a mobile device, such as a smartphone, a tablet, or a notebook, or a computer, for example. In an exemplary embodiment in accordance with principles of inventive concepts, the electronic system 900 may include a memory system 912, a processor 914, a random access memory (RAM) device 916, and a user interface unit 918 which communicate with each other through a data bus 920. The processor 914 may execute a program and control the electronic system 900. The RAM device 916 may be used as an operating memory of the processor 914. Any one, or all, of the processor 914 and the RAM device 916 may include a semiconductor device in accordance with principles of inventive concepts. The processor 914 and the RAM device 916 may be included in one package. The user interface unit 918 may be used for data input/output of the electronic system 900. The memory system 912 may store a code for operating the processor 914, data processed by the processor 914, and/or data inputted from an external electronic device. The memory system 912 may include a controller and a memory device. The memory system 912 may be the same as the memory card 800 illustrated in FIG. 12, for example.
The electronic system 900 of FIG. 13 may be applied to, or employed by, electronic control elements of various electronic devices, for example. FIG. 14 shows an exemplary embodiment of a mobile phone 1000 applied with (that is, which includes) the electronic system 900 of FIG. 13. In other embodiments, the electronic system 900 of FIG. 13 may be applied to a portable notebook computer, a MP3 player, a navigation system, a solid state disk (SSD), a car, and/or household appliances, for example.
As described above, semiconductor chips of a stacked structure in accordance with principles of inventive concepts may be electrically connected to one another without the use of a bonding wire. In such exemplary embodiments, it is possible to avoid problems that otherwise may occur due to the use of a wire-bonding process. That is, wires employed in a wire-bonding process may be shorted, during a molding step, for example, or wire loops may prevent packages from being as compact as may be desired. The stacked structure in accordance with principles of inventive concepts may, therefore, improve the reliability and allow for more compact packaging, when compared to a wire-bonded structure. Additionally, the stacked semiconductor chips may be electrically connected to each other by a plating process, so that the stacked structure may be easily and inexpensively fabricated with a high degree of efficiency.
Inventive concepts have been described with reference to exemplary embodiments. It will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of inventive concepts. Therefore, it should be understood that the above embodiments are not limiting, but illustrative, and that the scope of inventive concepts is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing description.

Claims (7)

What is claimed is:
1. A stacked structure of semiconductor chips comprising:
semiconductor chips stacked in one direction; and
an interconnection member electrically connecting the semiconductor chips to each other in the one direction,
wherein each of the semiconductor chips comprises:
a first surface and a second surface opposite to each other and a sidewall connecting the first and second surfaces;
a bonding pad disposed on the first surface;
a passivation layer disposed on the first surface, the passivation layer including a first opening to expose the bonding pad;
a sidewall-insulating layer disposed on the sidewall; and
a first adhesion layer disposed on the passivation layer and the sidewall-insulating layer and having a second opening,
wherein the second opening exposes the bonding pad and extends from the bonding pad to the sidewall-insulating layer to expose a portion of the passivation layer and a portion of the sidewall-insulating layer; and
wherein the interconnection member is disposed on the exposed bonding pad, the exposed portion of the passivation layer, and the exposed portion of the sidewall-insulating layer and extends on the sidewall-insulating layer in the one direction to connect to an interconnection member of another semiconductor chip.
2. The stacked structure of claim 1, wherein the semiconductor chips are the same type of semiconductor chip.
3. The stacked structure of claim 1, wherein each of the semiconductor chips further comprises:
a second adhesion layer disposed on the second surface.
4. The stacked structure of claim 1, wherein the sidewall-insulating layer covers sidewalls of the second adhesion layer and the passivation layer.
5. The stacked structure of claim 1, wherein the sidewall-insulating layer includes an epoxy resin and/or an epoxy molding compound.
6. A semiconductor device comprising:
the stacked structures of the semiconductor chips of claim 1; and
a wiring substrate on which the stacked structure is mounted.
7. The semiconductor device of claim 6, wherein the stacked structure is mounted on the wire substrate with a flip-chip bonding process.
US13/886,758 2012-07-06 2013-05-03 Apparatus for stacked semiconductor chips Active US8890333B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/464,014 US9087883B2 (en) 2012-07-06 2014-08-20 Method and apparatus for stacked semiconductor chips

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR1020120073960A KR101959395B1 (en) 2012-07-06 2012-07-06 Semiconductor Devices and Methods of Fabricating the Same
KR1020120073960 2012-07-06
KR10-2012-0073960 2012-07-06

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/464,014 Division US9087883B2 (en) 2012-07-06 2014-08-20 Method and apparatus for stacked semiconductor chips

Publications (2)

Publication Number Publication Date
US20140008818A1 US20140008818A1 (en) 2014-01-09
US8890333B2 true US8890333B2 (en) 2014-11-18

Family

ID=49877914

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/886,758 Active US8890333B2 (en) 2012-07-06 2013-05-03 Apparatus for stacked semiconductor chips
US14/464,014 Active US9087883B2 (en) 2012-07-06 2014-08-20 Method and apparatus for stacked semiconductor chips

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/464,014 Active US9087883B2 (en) 2012-07-06 2014-08-20 Method and apparatus for stacked semiconductor chips

Country Status (2)

Country Link
US (2) US8890333B2 (en)
KR (1) KR101959395B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160029496A1 (en) * 2014-07-23 2016-01-28 Apple Inc. Adaptive processes for improving integrity of surfaces

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104952897B (en) * 2015-07-14 2018-01-16 华进半导体封装先导技术研发中心有限公司 A kind of wafer level packaging structure for reducing stress and stacking backside illuminated image sensor
US10020239B2 (en) * 2016-01-12 2018-07-10 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and manufacturing method thereof
EP3499552A1 (en) * 2017-12-14 2019-06-19 Nexperia B.V. Semiconductor device and method of manufacture

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050101056A1 (en) * 2002-02-06 2005-05-12 Song Young H. Semiconductor chip, chip stack package and manufacturing method
KR100513322B1 (en) 2003-11-07 2005-09-07 삼성전기주식회사 manufacture for an outer terminal of array type chip package
KR100631997B1 (en) 2004-02-05 2006-10-04 매그나칩 반도체 유한회사 Stacked Chip Package
US20080303131A1 (en) 2007-06-11 2008-12-11 Vertical Circuits, Inc. Electrically interconnected stacked die assemblies
US20090085224A1 (en) 2007-10-02 2009-04-02 Samsung Electronics Co., Ltd. Stack-type semiconductor package
KR20100037351A (en) 2008-10-01 2010-04-09 주식회사 하이닉스반도체 Stacked semiconductor package having pad to pad bonding structure and wire bonding method of the same
KR20100050976A (en) 2008-11-06 2010-05-14 주식회사 하이닉스반도체 Semiconductor package and method for fabricating the same
US7838979B2 (en) 2008-06-30 2010-11-23 Hynix Semiconductor Inc. Stacked semiconductor package electrically connecting semiconductor chips using outer surfaces thereof and method for manufacturing the same
KR101060118B1 (en) 2009-10-01 2011-08-29 앰코 테크놀로지 코리아 주식회사 Chip stacked semiconductor package and chip stacking method thereof
US20110248410A1 (en) 2007-08-03 2011-10-13 Tessera, Inc. Stack packages using reconstituted wafers
US20120018879A1 (en) 2010-07-26 2012-01-26 Hynix Semiconductor Inc. Stack package and method for manufacturing the same
US20120025396A1 (en) 2010-07-28 2012-02-02 Chih-Chin Liao Semiconductor device with die stack arrangement including staggered die and efficient wire bonding
KR101158730B1 (en) 2010-07-15 2012-06-22 한국과학기술원 Bonding Method Of Stack Chip Using Electroless Plating
US8319327B2 (en) 2010-03-18 2012-11-27 SK Hynix Inc. Semiconductor package with stacked chips and method for manufacturing the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004509018A (en) 2000-09-21 2004-03-25 アメリカン　カルカー　インコーポレイティド Operation support method, user condition determination method, tire condition determination method, visibility measurement method, road determination method, monitor device, and operation device
KR20100048610A (en) * 2008-10-31 2010-05-11 삼성전자주식회사 Semiconductor fackage and forming method of the same
TWI544604B (en) * 2009-11-04 2016-08-01 英維瑟斯公司 Stacked die assembly having reduced stress electrical interconnects

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050101056A1 (en) * 2002-02-06 2005-05-12 Song Young H. Semiconductor chip, chip stack package and manufacturing method
KR100513322B1 (en) 2003-11-07 2005-09-07 삼성전기주식회사 manufacture for an outer terminal of array type chip package
KR100631997B1 (en) 2004-02-05 2006-10-04 매그나칩 반도체 유한회사 Stacked Chip Package
US20080303131A1 (en) 2007-06-11 2008-12-11 Vertical Circuits, Inc. Electrically interconnected stacked die assemblies
US20110248410A1 (en) 2007-08-03 2011-10-13 Tessera, Inc. Stack packages using reconstituted wafers
US20090085224A1 (en) 2007-10-02 2009-04-02 Samsung Electronics Co., Ltd. Stack-type semiconductor package
US7838979B2 (en) 2008-06-30 2010-11-23 Hynix Semiconductor Inc. Stacked semiconductor package electrically connecting semiconductor chips using outer surfaces thereof and method for manufacturing the same
KR20100037351A (en) 2008-10-01 2010-04-09 주식회사 하이닉스반도체 Stacked semiconductor package having pad to pad bonding structure and wire bonding method of the same
KR20100050976A (en) 2008-11-06 2010-05-14 주식회사 하이닉스반도체 Semiconductor package and method for fabricating the same
KR101060118B1 (en) 2009-10-01 2011-08-29 앰코 테크놀로지 코리아 주식회사 Chip stacked semiconductor package and chip stacking method thereof
US8319327B2 (en) 2010-03-18 2012-11-27 SK Hynix Inc. Semiconductor package with stacked chips and method for manufacturing the same
KR101158730B1 (en) 2010-07-15 2012-06-22 한국과학기술원 Bonding Method Of Stack Chip Using Electroless Plating
US20120018879A1 (en) 2010-07-26 2012-01-26 Hynix Semiconductor Inc. Stack package and method for manufacturing the same
US20120025396A1 (en) 2010-07-28 2012-02-02 Chih-Chin Liao Semiconductor device with die stack arrangement including staggered die and efficient wire bonding

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160029496A1 (en) * 2014-07-23 2016-01-28 Apple Inc. Adaptive processes for improving integrity of surfaces
US10649497B2 (en) * 2014-07-23 2020-05-12 Apple Inc. Adaptive processes for improving integrity of surfaces

Also Published As

Publication number Publication date
US9087883B2 (en) 2015-07-21
US20150031170A1 (en) 2015-01-29
KR101959395B1 (en) 2019-03-18
US20140008818A1 (en) 2014-01-09
KR20140006589A (en) 2014-01-16

Similar Documents

Publication Publication Date Title
KR101818507B1 (en) Semiconductor package
KR101896665B1 (en) Semiconductor package
US8970025B2 (en) Stacked packages having through hole vias
US8829686B2 (en) Package-on-package assembly including adhesive containment element
US9472243B2 (en) Systems and methods for stacked semiconductor memory devices
US8952513B2 (en) Stack type semiconductor package and method of fabricating the same
US7888785B2 (en) Semiconductor package embedded in substrate, system including the same and associated methods
US20090085185A1 (en) Stack-type semiconductor package, method of forming the same and electronic system including the same
US20120193779A1 (en) Semiconductor device and method of fabricating the same
US20130049221A1 (en) Semiconductor package having plural semiconductor chips and method of forming the same
US8178960B2 (en) Stacked semiconductor package and method of manufacturing thereof
US8193637B2 (en) Semiconductor package and multi-chip package using the same
US8933561B2 (en) Semiconductor device for semiconductor package having through silicon vias of different heights
US9196538B2 (en) Semiconductor package and method of fabricating the same
US9087883B2 (en) Method and apparatus for stacked semiconductor chips
US9171819B2 (en) Semiconductor package
KR20160047841A (en) Semiconductor package
US20080237831A1 (en) Multi-chip semiconductor package structure
US20180350746A1 (en) Rectangular semiconductor package and a method of manufacturing the same
US20150137389A1 (en) Semiconductor package
KR100851108B1 (en) Wafer level system in package and fabrication method thereof
KR20100096916A (en) Stack package and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEOKHYUN;PARK, JIN-WOO;PARK, TAESUNG;REEL/FRAME:030511/0952

Effective date: 20130325

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8