Nothing Special   »   [go: up one dir, main page]

US7170329B2 - Current comparator with hysteresis - Google Patents

Current comparator with hysteresis Download PDF

Info

Publication number
US7170329B2
US7170329B2 US10/904,700 US90470004A US7170329B2 US 7170329 B2 US7170329 B2 US 7170329B2 US 90470004 A US90470004 A US 90470004A US 7170329 B2 US7170329 B2 US 7170329B2
Authority
US
United States
Prior art keywords
current
voltage
output
comparison unit
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/904,700
Other versions
US20060109041A1 (en
Inventor
Yuh-Kuang Tseng
Ming-Shih Yu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Faraday Technology Corp
Original Assignee
Faraday Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Faraday Technology Corp filed Critical Faraday Technology Corp
Priority to US10/904,700 priority Critical patent/US7170329B2/en
Assigned to FARADAY TECHNOLOGY CORP. reassignment FARADAY TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSENG, YUH-KUANG, YU, MING-SHIH
Publication of US20060109041A1 publication Critical patent/US20060109041A1/en
Application granted granted Critical
Publication of US7170329B2 publication Critical patent/US7170329B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking

Definitions

  • the present invention relates to a current comparator with hysteresis, and more particularly, to a current comparator capable of determining transition points in a hysteresis curve.
  • FIG. 1 shows circuitry of a hysteresis current comparator 10 according to the prior art.
  • the current comparator 10 includes five NMOS transistors M 1 , M 2 , M 5 , M 6 and M 8 , and three PMOS transistors M 3 , M 4 and M 7 .
  • Transistors M 1 and M 2 are driven by the voltage of a node N 1 through the gates.
  • Transistors M 5 and M 6 of the hysteresis current comparator 10 are regarded as a current sink, driven by the voltage of a node N 2 through the gates.
  • the drains of transistors M 1 and M 3 are connected to a node N 3 .
  • the node N 3 connected to the drains of transistors M 1 and M 3 is further connected to the gates of transistors M 3 and M 4 .
  • the drains of transistors M 2 and M 4 are connected to a node N 4 , which is further connected to the gates of transistors M 7 and M 8 .
  • the two inputs of the current comparator 10 nodes N 5 and N 6 , are respectively connected to the sources of transistors M 1 and M 2 .
  • the output of the current comparator 10 is connected to the node N 4 .
  • the sources of transistors M 3 and M 4 are connected to a voltage source Vdd, and so are the drain of transistor M 8 and the source of transistor M 7 .
  • the drain of transistor M 7 is connected to the node N 5 and the source of transistor M 8 is connected to the node N 6 .
  • the input current I 1 passes through the node N 5 while a reference current I 2 passes through the node N 6 .
  • FIG. 2 is a graph of current vs. voltage for the circuit in FIG. 1 .
  • Transistors M 7 and M 8 and the reference current I 2 control the hysteresis curve of the current comparator 10 .
  • FIG. 1 again.
  • transistor M 7 is driven so that the output current IM 7 of transistor M 7 passes through the node N 5 .
  • the input current I 1 also passes through the node N 5 and thereby transfers the output voltage Vout of the current comparator 10 .
  • the output voltage Vout is ( ⁇ Zv((I 1 +IM 7 ) ⁇ I 2 )).
  • the output voltage Vout is transferred to high level only when the value of ((I 1 +IM 7 ) ⁇ I 2 ) is negative. Conversely, when the output voltage Vout is high, transistor M 8 is driven so that the input current IM 8 passes through the node N 6 while the reference current I 2 passes through the node N 6 and thereby changes the output voltage Vout of the current comparator 10 . At this moment, the output voltage Vout is ( ⁇ Zv(I 1 ⁇ (I 2 +IM 8 ))). The output voltage Vout is transferred to low level only when the value of (I 1 ⁇ (I 2 +IM 8 )) is positive.
  • transistor N 7 When transistor N 7 is turned on and the value of ((I 1 +IM 7 ) ⁇ I 2 ) is negative, the output voltage Vout will be transferred from low to high level at a transition point a.
  • transistor M 8 when transistor M 8 is driven and the value of (I 1 ⁇ (I 2 +IM 8 )) is positive, the output voltage Vout is transferred from high to low level at a transition point b. Therefore, in FIG. 2 , the positions of the transition points a and b are respectively controlled by transistors M 7 and M 8 .
  • transistors M 7 and M 8 are different types of transistors. Transistor M 7 is a PMOS transistor while transistor M 8 is an NMOS transistor.
  • the required hysteresis curve is a curve in which the reference current I 2 is zero and the transition points a and b are respectively ⁇ 200 uA and 200 uA.
  • the transition points a and b might shift, the transition point a shifting to ⁇ 230 uA and the transition point b shifting to 210 uA. Therefore, we cannot get the required hysteresis curve mentioned above.
  • the claimed invention discloses a hysteresis current comparator.
  • the hysteresis current comparator comprises a first current comparison unit for comparing a first reference current with an input current, and outputting a first voltage accordingly; a second current comparison unit for comparing a second reference current with the input current, and outputting a second voltage accordingly; and a control circuit connected to the first and second current comparison units for generating an output voltage according to the first and second voltages, or generating an output voltage according to the first and second voltages and the output voltage of the control circuit at a former state.
  • FIG. 1 shows circuitry of a hysteresis current comparator according to the prior art.
  • FIG. 2 is a graph of current vs. voltage for the circuitry of FIG. 1 .
  • FIG. 3 shows circuitry of a hysteresis current comparator according to the present invention.
  • FIG. 4 is a graph of current vs. voltage for the circuitry of FIG. 3 .
  • FIG. 5 is a table of voltages of FIG. 3 .
  • FIG. 3 shows circuitry of a hysteresis current comparator 20 according to the present invention.
  • the current comparator 20 comprises a first current comparison unit 22 , a second current comparison unit 24 , and a control circuit 26 .
  • the control circuit 26 includes two NMOS transistors MN 1 and MN 2 , three PMOS transistors MP 1 , MP 2 and MP 3 , and two inverters Inv 1 and Inv 2 .
  • the control circuit 26 includes the first NMOS transistor MN 1 having a gate connected to an output V 1 of the first current comparison unit 22 and a drain connected to a first node P 1 ; the second NMOS transistor MN 2 having a gate connected to an output V 2 of the second current comparison unit 24 , a drain connected to a source of the first NMOS transistor MN 1 , and a source connected to ground; the first PMOS transistor MP 1 having a gate connected to the output V 2 of the second current comparison unit 24 , a drain connected to the first node P 1 , and a source connected to a voltage source Vdd; the second PMOS transistor MP 2 having a gate connected to the output V 1 of the first current comparison unit 22 , and a drain connected to the first node P 1 ; and the third PMOS transistor MP 3 having a drain connected to the source of the second PMOS transistor MP 2 , a source connected to the voltage source Vdd, and a gate connected to the output Vo of the control circuit
  • the control circuit 26 further includes the first inverter Inv 1 having an input connected to the first node P 1 and an output connected to the output Vo of the control circuit 26 , and the second inverter Inv 2 having an input connected to the output Vo of the control circuit 26 and an output connected to the first node P 1 .
  • the functionality of the first current comparison unit 22 and the second current comparison unit 24 is the same, receiving an input current I and a reference current (such as Iref 1 or Iref 2 ), comparing the two received currents, and outputting a voltage accordingly. For instance, if the input current I is smaller than the reference current Iref 1 , a first voltage V 1 output from the first current comparison unit 22 is high. On the contrary, if the input current I is higher than the reference current Iref 1 , the first voltage V 1 is low.
  • the operation of the second current comparison unit 24 is the same and description is omitted herein.
  • the control circuit 26 is connected to the two current comparison units 22 and 24 .
  • Transistors MN 1 and MP 2 are controlled by the first voltage V 1 output from the first current comparison unit 22 .
  • the first voltage is high
  • transistor MN 1 is turned on.
  • transistor MP 2 is turned on.
  • the second voltage V 2 output from the second current comparison unit 24 controls transistors MN 2 and MP 1 .
  • the second voltage V 2 is high
  • transistor MN 2 is turned on.
  • transistor MP 1 is turned on.
  • the output voltage Vo output from the control circuit 26 controls transistor MP 3 . The operation of the current comparator 20 is described later.
  • FIG. 4 is a graph of current vs. voltage of the circuit of FIG. 3 .
  • FIG. 5 is a table of voltages of FIG. 3 .
  • the first reference current Iref 1 is smaller than the second reference current Iref 2 .
  • the output voltages V 1 and V 2 of the two current comparison units 22 and 24 are high and thereby turn on transistors MN 1 and MN 2 .
  • the voltage V 3 at the first node 1 is low because transistors MN 1 and MN 2 are turned on.
  • the voltage V 3 is input into the first inverter Inv 1 and thereby causes the output voltage Vo to rise to a high level, such as state 1 of FIG. 4 and FIG. 5 . Note that transistor MP 3 is turned off due to the output voltage Vo being at a high level.
  • the voltage V 1 drops to a low level and the voltage V 2 remains at a high level, such that transistors MP 2 and MN 2 are turned on while transistors MN 1 , MP 1 , and MP 3 are turned off.
  • transistor MN 2 is turned on, transistor MN 1 is turned off and thereby cause the voltage V 3 not to be connected to ground.
  • the voltage V 3 is not connected to the voltage source Vdd, either. That is because transistor MP 2 is turned on and transistors MP 1 and MP 3 are turned off.
  • the voltage V 3 should be at the former state, the low level.
  • the output voltage Vo of the control circuit 26 is still high.
  • the voltage V 3 is not connected to ground, and neither to the voltage source Vdd.
  • the voltage V 3 is floating.
  • the inverter Inv 2 is used to prevent the voltage V 3 from floating. That is, the inverter Inv 2 is used to make sure that the voltage V 3 is always opposite to the output voltage Vo.
  • each voltage state is shown as the state 2 in FIG. 4 and FIG. 5 .
  • the input current I is decreased from a large current to a small current.
  • the voltages V 1 and V 2 are at low a level.
  • the voltage V 3 is at high level and the output voltage Vo is at low level because transistor MP 1 is turned on, as shown in state 3 in FIG. 4 and FIG. 5 . Note that at this moment transistor MP 3 is turned on and thereby the output voltage Vo is low.
  • control circuit 26 generates an output voltage Vo according to the first voltage V 1 of the first current comparison unit 22 and the second voltage V 2 of the second current comparison unit 24 , or generates an output voltage Vo according to the first voltage V 1 of the first current comparison unit 22 , the second voltage V 2 of the second current comparison unit 24 , and the output voltage Vo of the control circuit 26 at the former state.
  • the present invention utilizes two reference currents Iref 1 and Iref 2 of the two current comparison units 22 and 24 to define the transition points Iref 1 and Iref 2 in FIG. 4 .
  • the present invention integrates a logic circuit (such as the control circuit 26 ) to make the hysteresis current comparator 20 .
  • the output voltage Vo decreases from high to low at the transition point Iref 2 .
  • the output voltage Vo increases from low to high at the transition point Iref 1 .
  • the current comparator 20 of the present invention uses the same type of current source for the input current I and the reference currents Iref 1 and Iref 2 .
  • these current sources are made of PMOS components. Due to the same type of current source, the layouts and characteristics of the three current sources are similar. The relation for these three sources is well controlled under process variation. Thus, the present invention provides for a better hysteresis curve than the prior art.

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

A hysteresis current comparator includes a first current comparison unit, a second current comparison unit, and a control circuit connected to the two current comparison units. The first current comparison unit compares a first reference current with an input current and outputs a first voltage accordingly. The second current comparison unit compares a second reference current with the input current and outputs a second voltage accordingly. The control circuit generates an output voltage according to the voltages output by the two current comparison units, or generates an output voltage according to the voltages output by the two current comparison units and the output voltage of the control circuit at a former state.

Description

BACKGROUND OF INVENTION
1. Field of the Invention
The present invention relates to a current comparator with hysteresis, and more particularly, to a current comparator capable of determining transition points in a hysteresis curve.
2. Description of the Prior Art
Please refer to FIG. 1, which shows circuitry of a hysteresis current comparator 10 according to the prior art. The current comparator 10 includes five NMOS transistors M1, M2, M5, M6 and M8, and three PMOS transistors M3, M4 and M7.
Transistors M1 and M2 are driven by the voltage of a node N1 through the gates. Transistors M5 and M6 of the hysteresis current comparator 10 are regarded as a current sink, driven by the voltage of a node N2 through the gates. The drains of transistors M1 and M3 are connected to a node N3. In addition, the node N3 connected to the drains of transistors M1 and M3 is further connected to the gates of transistors M3 and M4.
Similarly, the drains of transistors M2 and M4 are connected to a node N4, which is further connected to the gates of transistors M7 and M8. Additionally, the two inputs of the current comparator 10, nodes N5 and N6, are respectively connected to the sources of transistors M1 and M2. The output of the current comparator 10 is connected to the node N4. The sources of transistors M3 and M4 are connected to a voltage source Vdd, and so are the drain of transistor M8 and the source of transistor M7. The drain of transistor M7 is connected to the node N5 and the source of transistor M8 is connected to the node N6. In FIG. 1, the input current I1 passes through the node N5 while a reference current I2 passes through the node N6.
Please refer to FIG. 2, which is a graph of current vs. voltage for the circuit in FIG. 1. Transistors M7 and M8 and the reference current I2 control the hysteresis curve of the current comparator 10. Please refer to FIG. 1 again. When the output voltage Vout is at low level, transistor M7 is driven so that the output current IM7 of transistor M7 passes through the node N5. In the same time, the input current I1 also passes through the node N5 and thereby transfers the output voltage Vout of the current comparator 10. At this moment, the output voltage Vout is (−Zv((I1+IM7)−I2)). The output voltage Vout is transferred to high level only when the value of ((I1+IM7)−I2) is negative. Conversely, when the output voltage Vout is high, transistor M8 is driven so that the input current IM8 passes through the node N6 while the reference current I2 passes through the node N6 and thereby changes the output voltage Vout of the current comparator 10. At this moment, the output voltage Vout is (−Zv(I1−(I2+IM8))). The output voltage Vout is transferred to low level only when the value of (I1−(I2+IM8)) is positive.
When transistor N7 is turned on and the value of ((I1+IM7)−I2) is negative, the output voltage Vout will be transferred from low to high level at a transition point a. On the contrary, when transistor M8 is driven and the value of (I1−(I2+IM8)) is positive, the output voltage Vout is transferred from high to low level at a transition point b. Therefore, in FIG. 2, the positions of the transition points a and b are respectively controlled by transistors M7 and M8. However, transistors M7 and M8 are different types of transistors. Transistor M7 is a PMOS transistor while transistor M8 is an NMOS transistor. During manufacture, it is difficult to control the parameters of transistors M7 and M8 to determine the positions of the transition points a and b and thereby the hysteresis curve of the current comparator 10 is not as expected. For example, suppose that the required hysteresis curve is a curve in which the reference current I2 is zero and the transition points a and b are respectively −200 uA and 200 uA. However, due to process variations, the transition points a and b might shift, the transition point a shifting to −230 uA and the transition point b shifting to 210 uA. Therefore, we cannot get the required hysteresis curve mentioned above.
SUMMARY OF INVENTION
It is therefore a primary objective of the claimed invention to provide a hysteresis current comparator to solve the above-mentioned problem.
The claimed invention discloses a hysteresis current comparator. The hysteresis current comparator comprises a first current comparison unit for comparing a first reference current with an input current, and outputting a first voltage accordingly; a second current comparison unit for comparing a second reference current with the input current, and outputting a second voltage accordingly; and a control circuit connected to the first and second current comparison units for generating an output voltage according to the first and second voltages, or generating an output voltage according to the first and second voltages and the output voltage of the control circuit at a former state.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 shows circuitry of a hysteresis current comparator according to the prior art.
FIG. 2 is a graph of current vs. voltage for the circuitry of FIG. 1.
FIG. 3 shows circuitry of a hysteresis current comparator according to the present invention.
FIG. 4 is a graph of current vs. voltage for the circuitry of FIG. 3.
FIG. 5 is a table of voltages of FIG. 3.
 DETAILED DESCRIPTION
Please refer to FIG. 3, which shows circuitry of a hysteresis current comparator 20 according to the present invention. The current comparator 20 comprises a first current comparison unit 22, a second current comparison unit 24, and a control circuit 26. The control circuit 26 includes two NMOS transistors MN1 and MN2, three PMOS transistors MP1, MP2 and MP3, and two inverters Inv1 and Inv2.
As shown in FIG . 3, the control circuit 26 includes the first NMOS transistor MN1 having a gate connected to an output V1 of the first current comparison unit 22 and a drain connected to a first node P1; the second NMOS transistor MN2 having a gate connected to an output V2 of the second current comparison unit 24, a drain connected to a source of the first NMOS transistor MN1, and a source connected to ground; the first PMOS transistor MP1 having a gate connected to the output V2 of the second current comparison unit 24, a drain connected to the first node P1, and a source connected to a voltage source Vdd; the second PMOS transistor MP2 having a gate connected to the output V1 of the first current comparison unit 22, and a drain connected to the first node P1; and the third PMOS transistor MP3 having a drain connected to the source of the second PMOS transistor MP2, a source connected to the voltage source Vdd, and a gate connected to the output Vo of the control circuit 26. The control circuit 26 further includes the first inverter Inv1 having an input connected to the first node P1 and an output connected to the output Vo of the control circuit 26, and the second inverter Inv2 having an input connected to the output Vo of the control circuit 26 and an output connected to the first node P1.
The functionality of the first current comparison unit 22 and the second current comparison unit 24 is the same, receiving an input current I and a reference current (such as Iref1 or Iref2), comparing the two received currents, and outputting a voltage accordingly. For instance, if the input current I is smaller than the reference current Iref1, a first voltage V1 output from the first current comparison unit 22 is high. On the contrary, if the input current I is higher than the reference current Iref1, the first voltage V1 is low. The operation of the second current comparison unit 24 is the same and description is omitted herein.
The control circuit 26 is connected to the two current comparison units 22 and 24. Transistors MN1 and MP2 are controlled by the first voltage V1 output from the first current comparison unit 22. When the first voltage is high, transistor MN1 is turned on. When the first voltage is low, transistor MP2 is turned on. Similarly, the second voltage V2 output from the second current comparison unit 24 controls transistors MN2 and MP1. When the second voltage V2 is high, transistor MN2 is turned on. When the second voltage is low, transistor MP1 is turned on. The output voltage Vo output from the control circuit 26 controls transistor MP3. The operation of the current comparator 20 is described later.
First, we discuss the situation in which the input current I is increased from a small current to a large current. Please refer to FIG. 4 and FIG. 5. FIG. 4 is a graph of current vs. voltage of the circuit of FIG. 3. FIG. 5 is a table of voltages of FIG. 3. Suppose that the first reference current Iref1 is smaller than the second reference current Iref2. When the input current I is smaller than both the first and second reference currents Iref1 and Iref2, the output voltages V1 and V2 of the two current comparison units 22 and 24 are high and thereby turn on transistors MN1 and MN2. The voltage V3 at the first node 1 is low because transistors MN1 and MN2 are turned on. The voltage V3 is input into the first inverter Inv1 and thereby causes the output voltage Vo to rise to a high level, such as state 1 of FIG. 4 and FIG. 5. Note that transistor MP3 is turned off due to the output voltage Vo being at a high level.
Next, when the input current I is within the range of the first and second reference currents Iref1 and Iref2, that is higher than the first reference current Iref1 and smaller than the second reference current Iref2, the voltage V1 drops to a low level and the voltage V2 remains at a high level, such that transistors MP2 and MN2 are turned on while transistors MN1, MP1, and MP3 are turned off. Although transistor MN2 is turned on, transistor MN1 is turned off and thereby cause the voltage V3 not to be connected to ground. Furthermore, the voltage V3 is not connected to the voltage source Vdd, either. That is because transistor MP2 is turned on and transistors MP1 and MP3 are turned off. Therefore, at this moment, the voltage V3 should be at the former state, the low level. The output voltage Vo of the control circuit 26 is still high. As mentioned above, the voltage V3 is not connected to ground, and neither to the voltage source Vdd. Thus, the voltage V3 is floating. For this issue, the inverter Inv2 is used to prevent the voltage V3 from floating. That is, the inverter Inv2 is used to make sure that the voltage V3 is always opposite to the output voltage Vo. At this moment, each voltage state is shown as the state 2 in FIG. 4 and FIG. 5.
When the input current I is higher than both the first and second reference currents Iref1 and Iref2, the voltages V1 and V2 are both at a low level and turning on transistors MP1 and MP2, however, the transistor MP3 is still turned off due to the output voltage Vo being high. When transistor MP1 is turned on, the voltage V3 is connected to the voltage source Vdd, transferring the voltage V3 to high level. Simultaneously, the output voltage Vo of the control circuit 26 is transferred from high level to low level. At this moment, each voltage state is state 3 in FIG. 4 and FIG. 5. In addition, transistor MP3 is turned on because the output voltage Vo is transferred to low level.
Now we discuss the situation in which the input current I is decreased from a large current to a small current. When the input current I is larger than both the first and second reference currents Iref1 and Iref2, the voltages V1 and V2 are at low a level. The voltage V3 is at high level and the output voltage Vo is at low level because transistor MP1 is turned on, as shown in state 3 in FIG. 4 and FIG. 5. Note that at this moment transistor MP3 is turned on and thereby the output voltage Vo is low.
Next, if the input current I is smaller than the second reference current Iref2, but larger than the first reference current Iref1, the voltage V1 is still low while the voltage V2 is transferred to high level thereby turning on transistor MP2 and turning off transistor MP1. Transistor MP3 is still turned on at this moment and causes the voltage V3 to stay at the former state, the high level, by turning transistors MP2 and MP3 on and thereby connecting the voltage V3 to the voltage source Vdd. This state is shown as state 4 in FIG. 4 and FIG. 5.
When the input current I is smaller than both the first and second reference currents Iref1 and Iref2, the voltages V1 and V2 are high. The voltage V3 is connected to ground by turning transistors MN1 and MN2 on. At this moment, the output voltage Vo is transferred from low to high. This state is state 1 in FIG. 4 and FIG. 5.
From the discussion mentioned above, the control circuit 26 generates an output voltage Vo according to the first voltage V1 of the first current comparison unit 22 and the second voltage V2 of the second current comparison unit 24, or generates an output voltage Vo according to the first voltage V1 of the first current comparison unit 22, the second voltage V2 of the second current comparison unit 24, and the output voltage Vo of the control circuit 26 at the former state.
Compared to the prior art, the present invention utilizes two reference currents Iref1 and Iref2 of the two current comparison units 22 and 24 to define the transition points Iref1 and Iref2 in FIG. 4. Next, the present invention integrates a logic circuit (such as the control circuit 26) to make the hysteresis current comparator 20. When the input current I is increased from small to large current and is larger than the reference current Iref2, the output voltage Vo decreases from high to low at the transition point Iref2. Conversely, when the input current I is decreased from large to small current and is smaller than the reference current Iref1, the output voltage Vo increases from low to high at the transition point Iref1. The current comparator 20 of the present invention uses the same type of current source for the input current I and the reference currents Iref1 and Iref2. For instance, these current sources are made of PMOS components. Due to the same type of current source, the layouts and characteristics of the three current sources are similar. The relation for these three sources is well controlled under process variation. Thus, the present invention provides for a better hysteresis curve than the prior art.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (2)

1. A hysteresis current comparator comprising:
a first current comparison unit for comparing a first reference current with an input current, and outputting a first voltage accordingly;
a second current comparison unit for comparing a second reference current with the input current, and outputting a second voltage accordingly; and
a control circuit connected to the first and second current comparison units for generating an output voltage according to the first and second voltages, or generating an output voltage according to the first and second voltages and the output voltage of the control circuit at a former state, the control circuit comprising:
a first NMOS transistor having a gate connected to the output of the first current comparison unit, a drain connected to a first node, and a source;
a second NMOS transistor having a gate connected to the output of the second current comparison unit, a drain connected to the source of the first NMOS transistor, and a source connected to ground;
a first PMOS transistor having a gate connected to the output of the second current comparison unit, a drain connected to the first node, and a source connected to a voltage source;
a second PMOS transistor having a gate connected to the output of the first current comparison unit, a drain connected to the first node, and a source;
a third PMOS transistor having a drain connected to the source of the second PMOS transistor, a source connected to the voltage source, and a gate connected to the output of the control circuit; and
a first inverter having an input connected to the first node, and an output connected to the output of the control circuit.
2. The hysteresis current comparator of claim 1 further comprising a second inverter having an input connected to the output of the control circuit, and an output connected to the first node.
US10/904,700 2004-11-23 2004-11-23 Current comparator with hysteresis Expired - Fee Related US7170329B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/904,700 US7170329B2 (en) 2004-11-23 2004-11-23 Current comparator with hysteresis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/904,700 US7170329B2 (en) 2004-11-23 2004-11-23 Current comparator with hysteresis

Publications (2)

Publication Number Publication Date
US20060109041A1 US20060109041A1 (en) 2006-05-25
US7170329B2 true US7170329B2 (en) 2007-01-30

Family

ID=36460386

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/904,700 Expired - Fee Related US7170329B2 (en) 2004-11-23 2004-11-23 Current comparator with hysteresis

Country Status (1)

Country Link
US (1) US7170329B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070040587A1 (en) * 2005-08-22 2007-02-22 Atmel Nantes Sa Hysteresis comparator for input voltages and corresponding electronic circuit
US20070176646A1 (en) * 2006-02-01 2007-08-02 Jan-Jin Nam Cascode-type current mode comparator and receiver, and semiconductor device having the same
WO2021035002A1 (en) * 2019-08-20 2021-02-25 Texas Instruments Incorporated Comparator hysteresis circuit

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100800485B1 (en) * 2006-11-09 2008-02-01 삼성전자주식회사 Current mode receiving method and current mode receiver and semiconductor device using the same
CN108964639A (en) * 2018-06-06 2018-12-07 电子科技大学 A kind of two-way hysteresis comparator

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503340A (en) * 1982-09-16 1985-03-05 Honeywell Inc. CMOS Window detector with hysteresis
US5170076A (en) * 1989-12-05 1992-12-08 Sgs-Thomson Microelectronics S.A. Threshold comparator immunized against noise
US5514987A (en) * 1994-06-27 1996-05-07 Advanced Micro Devices Inc. Digital regenerative comparator
US6121913A (en) * 1997-09-30 2000-09-19 Intel Corporation Electronic system with high speed, low power, A/D converter
US6307405B2 (en) 1999-04-27 2001-10-23 Micron Technology, Inc. Current sense amplifier and current comparator with hysteresis

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503340A (en) * 1982-09-16 1985-03-05 Honeywell Inc. CMOS Window detector with hysteresis
US5170076A (en) * 1989-12-05 1992-12-08 Sgs-Thomson Microelectronics S.A. Threshold comparator immunized against noise
US5514987A (en) * 1994-06-27 1996-05-07 Advanced Micro Devices Inc. Digital regenerative comparator
US6121913A (en) * 1997-09-30 2000-09-19 Intel Corporation Electronic system with high speed, low power, A/D converter
US6307405B2 (en) 1999-04-27 2001-10-23 Micron Technology, Inc. Current sense amplifier and current comparator with hysteresis

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070040587A1 (en) * 2005-08-22 2007-02-22 Atmel Nantes Sa Hysteresis comparator for input voltages and corresponding electronic circuit
US20070176646A1 (en) * 2006-02-01 2007-08-02 Jan-Jin Nam Cascode-type current mode comparator and receiver, and semiconductor device having the same
US7545182B2 (en) * 2006-02-01 2009-06-09 Samsung Electronics Co., Ltd. Cascode-type current mode comparator and receiver, and semiconductor device having the same
WO2021035002A1 (en) * 2019-08-20 2021-02-25 Texas Instruments Incorporated Comparator hysteresis circuit

Also Published As

Publication number Publication date
US20060109041A1 (en) 2006-05-25

Similar Documents

Publication Publication Date Title
US7176740B2 (en) Level conversion circuit
US7248075B2 (en) Level shifter with low leakage current
US7317335B2 (en) Level shifter with low leakage current
US11677400B2 (en) Level shifter circuit and method of operating the same
US20100109705A1 (en) Level shifter
EP2965425B1 (en) Voltage level shifter with a low-latency voltage boost circuit
KR100800482B1 (en) Level shifter including boosting circuit
US7924080B2 (en) Level shifter circuit
US6677798B2 (en) High speed voltage level shifter
US20070018710A1 (en) Level shifter circuit of semiconductor memory device
US20060226874A1 (en) Interface circuit including voltage level shifter
US6046617A (en) CMOS level detection circuit with hysteresis having disable/enable function and method
US7463072B2 (en) Small swing signal receiver for low power consumption and semiconductor device including the same
US6317374B2 (en) Method for operating a current sense amplifier
US6630847B2 (en) Rail-to-rail CMOS comparator
WO2018055666A1 (en) Interface circuit
US7170329B2 (en) Current comparator with hysteresis
US7782116B2 (en) Power supply insensitive voltage level translator
US20050206431A1 (en) Circuit for transforming signals varying between different voltages
US20040145404A1 (en) Pre-biased voltage level shifting circuit for integrated circuit devices utilizing differing power supply levels
US10985783B1 (en) Correction device
CN114389595A (en) Level conversion circuit
US11626864B1 (en) Level shift circuit
KR100437540B1 (en) Level shifter of a semiconductor memory device
US20090085640A1 (en) Level shift device and method for the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: FARADAY TECHNOLOGY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSENG, YUH-KUANG;YU, MING-SHIH;REEL/FRAME:015391/0302

Effective date: 20041119

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20150130