US3689754A - Function generator - Google Patents
Function generator Download PDFInfo
- Publication number
- US3689754A US3689754A US95550A US3689754DA US3689754A US 3689754 A US3689754 A US 3689754A US 95550 A US95550 A US 95550A US 3689754D A US3689754D A US 3689754DA US 3689754 A US3689754 A US 3689754A
- Authority
- US
- United States
- Prior art keywords
- providing
- input signal
- variable gain
- predetermined
- gains
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012163 sequencing technique Methods 0.000 claims abstract description 28
- 238000012935 Averaging Methods 0.000 claims description 22
- 230000004044 response Effects 0.000 claims description 9
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 238000009877 rendering Methods 0.000 claims description 4
- 230000001360 synchronised effect Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 6
- 238000012886 linear function Methods 0.000 abstract description 5
- 230000000694 effects Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000977 initiatory effect Effects 0.000 description 2
- LUTSRLYCMSCGCS-BWOMAWGNSA-N [(3s,8r,9s,10r,13s)-10,13-dimethyl-17-oxo-1,2,3,4,7,8,9,11,12,16-decahydrocyclopenta[a]phenanthren-3-yl] acetate Chemical compound C([C@@H]12)C[C@]3(C)C(=O)CC=C3[C@@H]1CC=C1[C@]2(C)CC[C@H](OC(=O)C)C1 LUTSRLYCMSCGCS-BWOMAWGNSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000003121 nonmonotonic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000032258 transport Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06J—HYBRID COMPUTING ARRANGEMENTS
- G06J1/00—Hybrid computing arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/26—Arbitrary function generators
- G06G7/28—Arbitrary function generators for synthesising functions by piecewise approximation
Definitions
- a second independent variable signal after being weighted by pulse width techniques in a sequencing [561' References Cited circuit, controls the switching function of the variable gain circuit.
- the resultant signal is averaged and the UNITED STATES PATENTS output signal represents the first independent variable t 3,226,641 12/1965 Miller ..235/197 UX g' jg jjf functw mdepende yam 3,345,505 10/1967 Schmid ..235/197 3,506,810 4/1970 Katell ..235/ 150.53 11 Claims, 2 Drawing Figures 42,," 27 1 C52 1 1s I 1 INPUT OUTPUT 2% o m 1 3,
- Prior art function generators are known that generate non-linear functions comprised of connected linear segments.
- One such function generator type in wide spread usage utilizes diodes to determine the break points of the linear segments and respectively associated resistors for determining the slopes thereof.
- These generators have numerous disadvantages.
- the variability of diode characteristics with changes in temperature causes inaccuracies, thus requiring expensive and inconvenient environmental temperature control or additional temperature compensation circuits.
- the variability of characteristics among commercially available diodes of the same type requires the inclusion of break point and slope adjustment potentiometers or selected resistors.
- the component parameters are first calculated in accordance with the function to be generated and thereafter complex empirical adjustments to the numerous break point and slope potentiometers are required to correct for the variability of the diode characteristics providing an excessively time consuming and hence costly procedure.
- Diode function generators are not particularly suited to bipolar input voltages, hence limiting the applicability of such devices. Additionally, they inherently provide monotonic functions and in order to obtain nonmonotonic functions, the outputs of two such generators are subtractively combined resulting in an excessive amount of equipment.
- the present invention provides a function generator that overcomes the disadvantages discussed above utilizing a minimum of equipment compared to the prior art devices.
- the generator of the present invention provides one or more gain functions of respective independent variable input signals under control ,of another independent variable input signal.
- a function generator comprising a sequencing circuit that provides a sequence of signals, the number of which is proportional to the control input signal.
- Variable gain means responsive to the sequence of signals selectively provides predetermined gains corresponding to the sequence of signals.
- An averaging circuit coupled to the variable gain means provides an output signal representative of the average of the selectively provided gains thus generating the required functions of the control input signal.
- FIG. 1 is a block schematic diagram of a preferred embodiment of the invention.
- FIG. 2 is a waveform diagram illustrating waveforms useful in explaining the operation of the preferred embodiment of the invention.
- the preferred embodiment of the function generator of the present invention is particularly suited to the generation of a gain function of an input signal under control of another input signal. For example, it is' often desirable to vary the gain of a servo of an aircraft autopilot as a function of the flight regimes of the aircraft in order to effect proper control in accordance with the aircraft dynamics. This is particularly desirable in modern jet transports.
- This gain scheduling may be achieved by the present invention by connecting an aircraft attitude or rate sensor as an input to the function generator of the invention, the output thereof being applied as the input signal to the associated servo.
- control input to the function generator may be derived from the airspeed output of the air data system of the aircraft.
- the gain of the autopilot servo is controlled as a function of airspeed.
- the function generator is comprised of a sequencing circuit 21 responsive to an independent variable control input signal applied to a lead 22.
- the sequencing circuit 21 provides a sequence of signals on control leads 23 from decoder 31, the
- the function generator further includes a variable gain circuit 24 responsive to particular individual outputs of the decoder 31.
- the variable gain circuit 24 provides predetermined gains at terminal 26 of an independent variable input signal applied to terminal 25.
- the predetermined gains correspond respectively to the outputs of decoder 31.
- the predetermined gains provided at the terminal 26 are applied to anaveraging circuit 27 which in turn provides the average per period.
- a gain function of the signal at theterminal 25 is generated in accordance with the control input signal applied to the lead 22.
- the sequencing circuit 21 comprises a conventional binary counter 30 adapted to count clock pulses of any convenient frequency.
- the outputs of the counter 30 are applied to a conventional one of N decoder 31 that sequentially energizes its output control leads 23 as the count from the counter 30 increases in response to the applied clock pulses.
- the sequencing circuit 21 further includes a voltage to pulse width converter 32.
- the control input signal on the lead 22 is applied to the voltage to pulse width converter 32 which in turn provides enabling pulses on a lead 33.
- the enabling pulses on the lead 33 have pulse widths linearly proportional to the amplitude of the control input signal on the lead 22.
- the enabling pulses on the lead 33 are applied to an enable input of the decoder 31. Only during application of a pulse to the enable input will the decoder 31 provide energization to the leads 23. r
- the voltage to pulse width converter 32 comprises a conventional ramp voltage generator 34 and a conventional voltage comparator 35.
- the ramp generator 34 provides a ramp voltage signal to one of the inputs of the comparator 35.
- the control input signal on the lead 22 is applied to the second input of comparator 35.
- the ramp generator 34 is reset in response to a predetermined count of the counter 30, which may for convenience be the most significant bit count. In this manner, the output of the ramp generator 34 is synchronized to the counting period of the counter 30.
- the comparator 35 provides the enabling pulses on the lead 33 where each enabling pulse is initiated coincident with the initiation of the ramp signal and is terminated by the comparator 35 when the ramp voltage equals the signal on the lead 22.
- the ramp voltage from the generator 34, the enabling pulses on the lead 33 and the sequence of signals on the leads '23 are illustrated in FIGS. 2a, b, and 0, respectively.
- the ramp voltage 37 equals the level 36 at a time 38 of the counter/decoder period.
- the time 38 corresponding to the level 36 occurs half way between the initiation of the count of 9 and the count of of the counter 30.
- the enabling pulses corresponding to this condition are illustrated in FIG. 2b. It is appreciated that the width of the enabling pulses illustrated is proportional to the control input signal level 36 of FIG. 2a as previously explained.
- the decoder outputs 1 through 9 are sequentially energized providing a sequence of signals on the leads 23 as illustrated in FIG. 20.
- the decoder outputs 1-8 are energized for complete bit intervals while the decoder output 9 is energized for one-half of a bit interval.
- the number of sequence signals provided by the decoder 31 is linearly proportional to the enabling pulse width which in turn is linearly proportional to the control input signal on the lead 22.
- the number of sequence signals is 8.5.
- the sequencing circuit 21 provides a linear time quantization of the amplitude of the control input signal applied to the lead 22.
- variable gain circuit 24 Again controlling resistor R1 is connected between terminals 25 and 26.
- Switches 42, 43 and 44 are also connected between terminals 25 and 26 and selectively couple gain controlling resistors R2, R3 and R4, respectively.
- the resistors R3 and R4 are coupled between the terminals 25 and 26 in a series circuit with inverter 45 for providing inverse polarity gains.
- the switches 4244 are controlled by logic gates 46, 47 and 48, respectively.
- An output on lead 2 of the decoder 31 controls the logic gate 48 and the latter actuates the switch 44.
- Outputs on leads 3, 4 and 5 of the decoder 31 controls logic gate 47 and thelatter actuates the switch 43.
- outputs on control leads 9 and 10 control logic gate 46 and the latter actuates the switch 42.
- the switches 42-44 and gates 46-48 are schematically illustrated and would normally be instrumented by electronic switching circuits.
- the terminal 26 of the variable gain circuit 24 provides an input to the averaging'circuit 27 as previously explained.
- the averaging circuit 27 which may, for example, comprise a lag circuit, includes an inverting operational amplifier 51 with a capacitor 52 and a feedback resistor R, connected in shunt therewith.
- the time constant of the averaging circuit 27 is chosen to be sufficiently long so that the operational amplifier 51 provides a signal representative of the average of the signals applied thereto over the period of the counter/decoder 30-31.
- the output of the averaging circuit 27 appears on output lead 53 and thus provides gain functions of the control input signal on the lead 22 with respect to input signals applied to the terminal 25.
- Networks of the type comprising the terminal 25, the resistors R1-R4, the terminal 26, the operational amplifier 51 and the feedback resistor R, generally have a gain relationship of the form (Waive) where the negative sign associated with R; is caused by the inversion provided by the amplifier 51.
- the gain from the input 25 to the output is R,/R disregarding the averaging effect of the capacitor 52.
- the gain is R, ⁇ R R;/R.,.
- the gains provided by the circuits 24 and 27, disregarding the averaging effect of the capacitor 52, are illustrated in FIG. 2d.
- the low frequency roll off of the averaging circuit 27 prevents the circuits 24 and 27 from providing the rapidly changing gain as illustrated. Instead, the averaging circuit 27 provides the average of the gains on the lead 53 over the period of the counter/decoder 30-31 as previously explained.
- the leads 23 are sequentially energized beginning at least 1 and ending with the energization of one of the decoder outputs from a complete or fractional bit interval in accordance with the width of the enable pulses on the lead 33.
- the number of the leads 23 energized, including the fractional bit energization is linearly proportional to the amplitude of the control input signal on the lead 22. Since the gain controlling resistors R2, R3 and R4 are rendered effective by the switches 42, 43 and 44, respectively, which in turn are controlled by the leads 23, the variable gain circuit 24 provides the predetermined gains corresponding to the bit intervals of the decoder 31 as illustrated in FIG. 2d.
- variable gain circuit 24 When the control input signal on the lead 22 is, for example, at the level 36 (FIG. 2a), the variable gain circuit 24 provides the predetermined gains illustrated in solid line in FIG. 2d.
- the gain is R /R
- the switch 44 is actuated and the instantaneous gain drops to -R,/R R,/R
- the switch 43 is actuated and the instantaneous gain becomes R,/R R,/R
- bit intervals 6, 7 and 8 none of the switches 42-44 are actuated and the instantaneous gain again becomes .R /R During the first half of bit interval 9, the
- the switch 42 is actuated resulting in an instantaneous gain of -R /R1R /R2.
- none of the switches 42-44 are actuated and the gain again becomes R;/R
- These predetermined gains provided during a period of the decoder 31 are averaged by the circuit 27 and the output appears on the lead 53 as indicated by the legend of FIG. 2d.
- the average gain during a period of the decoder 31 is the sum of the gains provided during each bit interval thereof divided by the number of bit intervals in the period.
- the predetermined gains provided by the circuit 24 will be as shown in dotted line in FIG. 2d.
- different predetermined gains will be selected during the period of the counter/decoder 30, 31 providing different average gains on the lead 53.
- the active switch associated with that bit interval is on for a time linearly proportional to the control input signal on the lead 22.
- the gain provided by the variable gain circuit 24 varies as a linear function of the control input signal.
- the networks of the type comprising the circuits 24 and 27 have a gain relationship in accordance with the expression R.
- the gain of the output 53 with respect to the input 25 varies as a function of the control input signal on the lead 22.
- This function is illustrated by curve of FIG. 2e, the gain point 61 thereof corresponding to the average gain provided at the lead 53 in response to a control input signal at the level 36 as previously discussed.
- the gain curve 60 is derived. For any control input signal of magnitude sufficiently small so that only decoder output 1 energizes during the decoder periods, none of the switches 42-44 are actuated. Hence, the average gain G provided is R;/R, and the linear segment 62, over which the gain does not change, of the curve 60 is generated. For control input voltages in the range between levels 63 and 64, the length of time that the switch 44 is actuated is linearly proportional to the control input.
- the average gain G provided is R;/R l/N R,/R Because of the linearity relationship discussed, the average gain decreases from R,/R, to R,/R l/N R /R as the control input voltage increases from level 63 to level 64, hence generating the linear segment 65 of the curve 60.
- the break points 66 and 67 have average gain values of G R,/R l/N R,/R., 3/N R lR and G R,/R, 1/N R /R 3/N R,/R 3/N R,/R 2/N R;/R respectively, thus generating the remainder of the connected linear segments of the gain function 60.
- variable gain circuit 24 to provide the gain schedule 60 is a relatively simple additive process compared to the design and adjustment of the prior art function generators.
- the gain function break points are calculated as described above, where the values of the resistors determine the magnitudes of the slopes of the linear segments.
- the polarities of the slopes are determined by whether or not the signal applied to the terminal 25 is inverted by the inverter 45. When no switch is associated with a given bit interval, the average gain remains the same over the range of control input signals associated therewith, resulting in a segment of zero slope.
- a segment is generated by selecting the end points thereof an d calculating the gain required in the bit intervals associated therewith to change the average gain over the entire decoder period from that at the beginning of the segment to that at the end of the segment.
- the function generator provides a single gain function 60
- the sequencing circuit 21 may synchronously control the generation of a plurality of functions of the control input signal applied to the lead 22.
- a plurality of variable gain circuits with associated averaging circuits may synchronously provide the plurality of functions.
- logic circuits interposed between the decoder 31 and the gates 46-48 may program the variable gain circuit 24 to provide a plurality of functions in accordance with digital inputs to the logic circuits.
- sequencing circuit 21 is explained in terms of a counter and a decoder, other sequencing means such as shift registers or stepping circuits may be utilized to the same effect.
- function generator may be used to control an output voltage as a function of an input voltage similar in result to prior art function generators. This may be accomplished by connecting the input voltage'to both the lead 22 and the terminal 25.
- circuit 27 tends to prevent saturation of the amplifier 51 from occuring under adversely high transient signal conditions.
- a significantly large dynamic range is provided without scaling the voltages into the circuit.
- the present invention can readily generate functions comprising large numbers of linear segments because of the inherent simplicity of the invention relative to the prior devices and because the present invention does not suffer from a reduction in dynamic range with large numbers of segments as do the prior devices.
- the present invention may conveniently be tested for circuit failures by measuring the gain of the last break point of the generated function when the control input voltage exceeds that required to provide this break point. Simultaneous failures of equal magnitude, positive and negative gain contributions may not be detectable by this method. However, this type of failure may be precluded by the appropriate selection of unequal positive and negative gains. A very high assurance of failure detection may be achieved by gain measurements at the maximum and minimum inflection points of the gain function curve.
- Apparatus for generating functions of an input signal comprising sequencing means responsive to said input signal for sequentially providing a plurality of pulse signals, the total of the pulse durations thereof being proportional to said input signal,
- variable gain means responsive to said plurality of pulse signals for selectively providing a plurality of predetermined gains corresponding thereto, respectively,
- variable gain means included in said variable gain means for rendering said predetermined gains effective during the durations of the corresponding pulse signals
- averaging means coupled to said variable gain means for providing an output signal representative of the average of said selectively provided gains thereby providing said functions of said input signal.
- Apparatus for generating functions of an input signal comprising sequencing means responsive to said input signal for providing a sequence of signals the number thereof being proportional to said input signal,
- variable gain means responsive to said sequence of signals for selectively providing predetermined gains corresponding to said sequence of signals, respectively
- averaging means coupled to said variable gain means for providing an output signal representative of the average of said selectively provided gains thereby providing said functions of said input signal
- said sequencing means comprising pulse width converter means for providing enabling pulses of widths proportional to said input signal and digital counting means adapted'to count clock pulses and having a plurality of control leads for sequential energization in response to said clock pulses, said digital counting means being responsive to said enabling pulses for enabling energization of said control leads only during the presence thereof thereby providing said sequence of signals.
- variable gain means comprises,
- said gain controlling elements and said switching means being so arranged with respect to each other to provide said predetermined gains.
- variable gain means comprises a first terminal
- switching means responsive to said plurality of pulse signals for selectively coupling said resistor means between said first and second terminals thereby providing said predetermined gains.
- variable gain means further includes inverting means coupled in series circuit with respect to certain of said resistor means between said first and second terminals for providing inverse polarity predetermined gains.
- Apparatus for generating functions of an input signal comprising pulse width converter means for providing enabling pulses of widths proportional to said input signal,
- digital counting means adapted to count clock pulses and having a plurality of control leads for sequential energization in response to said clock pulses
- said digital counting means being responsive to said enabling pulses for enabling energization of said control leads only during the presence thereof
- a plurality of switching means coupled to said plurality of control leads for selectively coupling said resistor means between said first and second terminals thereby selectively providing predetermined gains with respect to signals applied to said first terminal
- averaging means coupled to said second terminal for providing an output signal representative of the average of said selectively provided gains thereby providing said functions of said input signal.
- said pulse width converter means comprises ramp generator means coupled to said digital counting means for providing a ramp signal synchronized to a predetermined count thereof
- comparator means responsive to said ramp signal and said input signal for providing said enabling pulses to said digital counting means in accordance with said ramp signal equalling said input signal.
- said sequencing means comprises pulse width converter means for providing enabling pulses of widths proportional to said input signal
- digital counting means adapted to count clock pulses and having a plurality of control leads for sequential energization in response to said clock pulses
- said digital counting means being responsive to said enabling pulses for enabling energization of said control leads only during he presence thereof thereby providing said plurality of pulse signals.
- Apparatus for generating a function of an input signal, a point of said function being generated during a predetermined time period the combination comprismg sequencing means responsive to said input signal adapted for sequentially providing a predetermined number of equal duration pulse signals, the total of the pulse durations thereof being equal to said predetermined time period,
- sequencing means for sequentially enabling said pulse signals until the total pulse durations thereof are proportional to said input signal, the duration of the last enabled pulse signal being linearly proportional to said input signal,
- variable gain means coupled to said sequencing means adapted for providing a predetermined number of predetermined gains corresponding to said predetermined number of pulse signals, respectively,
- variable gain means included in said variable gain means for rendering effective those predetermined gains corresponding to said enabled pulse signals during the durations thereof
- averaging means coupled to said variable gain means for providing an output signal representative of the average over said predetermined time period of said predetermined gains rendered effective during said time period, thereby providing said pointof said function of said input signal.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Automation & Control Theory (AREA)
- Evolutionary Computation (AREA)
- Fuzzy Systems (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
Claims (11)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9555070A | 1970-12-07 | 1970-12-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
US3689754A true US3689754A (en) | 1972-09-05 |
Family
ID=22252528
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US95550A Expired - Lifetime US3689754A (en) | 1970-12-07 | 1970-12-07 | Function generator |
Country Status (1)
Country | Link |
---|---|
US (1) | US3689754A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3935440A (en) * | 1975-01-30 | 1976-01-27 | The United States Of America As Represented By The Secretary Of The Navy | Catapult breakaway load simulator circuit |
US3983369A (en) * | 1974-07-20 | 1976-09-28 | Nippon Soken, Inc. | Digital hyperbolic function generator |
US4231099A (en) * | 1979-07-30 | 1980-10-28 | Motorola, Inc. | Digital function generator |
US4462021A (en) * | 1981-02-13 | 1984-07-24 | Sony Corporation | Digital-to-analog converter that compensates for integrated circuit resistor variations |
US4521865A (en) * | 1982-05-28 | 1985-06-04 | Winkler Dean M | Programmable function generator |
US6980581B1 (en) * | 2000-07-18 | 2005-12-27 | Cypress Semiconductor Corp. | Adaptive spread spectrum |
US8035455B1 (en) | 2005-12-21 | 2011-10-11 | Cypress Semiconductor Corporation | Oscillator amplitude control network |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3226641A (en) * | 1961-12-05 | 1965-12-28 | Gen Electric | Electronic type converter for producting a d.c. signal proportional to watt input |
US3345505A (en) * | 1960-10-24 | 1967-10-03 | Gen Precision Systems Inc | Function generator |
US3435196A (en) * | 1964-12-31 | 1969-03-25 | Gen Electric | Pulse-width function generator |
US3506810A (en) * | 1966-12-14 | 1970-04-14 | Electronic Associates | Digital controlled function generator including a plurality of diode segment generators connected in parallel |
US3513301A (en) * | 1967-10-26 | 1970-05-19 | Reliance Electric Co | Electronic function generation |
US3529138A (en) * | 1966-12-30 | 1970-09-15 | Sylvania Electric Prod | Digital function synthesizer |
US3557347A (en) * | 1968-09-18 | 1971-01-19 | Zeltex Inc | Digitally controlled analogue function generator |
-
1970
- 1970-12-07 US US95550A patent/US3689754A/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3345505A (en) * | 1960-10-24 | 1967-10-03 | Gen Precision Systems Inc | Function generator |
US3226641A (en) * | 1961-12-05 | 1965-12-28 | Gen Electric | Electronic type converter for producting a d.c. signal proportional to watt input |
US3435196A (en) * | 1964-12-31 | 1969-03-25 | Gen Electric | Pulse-width function generator |
US3506810A (en) * | 1966-12-14 | 1970-04-14 | Electronic Associates | Digital controlled function generator including a plurality of diode segment generators connected in parallel |
US3529138A (en) * | 1966-12-30 | 1970-09-15 | Sylvania Electric Prod | Digital function synthesizer |
US3513301A (en) * | 1967-10-26 | 1970-05-19 | Reliance Electric Co | Electronic function generation |
US3557347A (en) * | 1968-09-18 | 1971-01-19 | Zeltex Inc | Digitally controlled analogue function generator |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3983369A (en) * | 1974-07-20 | 1976-09-28 | Nippon Soken, Inc. | Digital hyperbolic function generator |
US3935440A (en) * | 1975-01-30 | 1976-01-27 | The United States Of America As Represented By The Secretary Of The Navy | Catapult breakaway load simulator circuit |
US4231099A (en) * | 1979-07-30 | 1980-10-28 | Motorola, Inc. | Digital function generator |
US4462021A (en) * | 1981-02-13 | 1984-07-24 | Sony Corporation | Digital-to-analog converter that compensates for integrated circuit resistor variations |
US4521865A (en) * | 1982-05-28 | 1985-06-04 | Winkler Dean M | Programmable function generator |
US6980581B1 (en) * | 2000-07-18 | 2005-12-27 | Cypress Semiconductor Corp. | Adaptive spread spectrum |
US8035455B1 (en) | 2005-12-21 | 2011-10-11 | Cypress Semiconductor Corporation | Oscillator amplitude control network |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3513400A (en) | Analog to pulse width conversion system including amplitude comparators | |
US4112428A (en) | Clocked precision integrating analog to digital converter system | |
US3493961A (en) | Circuit for selectively altering the slope of recurring ramp signals | |
US3689754A (en) | Function generator | |
US3235800A (en) | System for measuring frequency by comparing unknown to reference and determining therate of change of phase | |
US3277395A (en) | Pluse width modulator | |
US3439272A (en) | Digital voltmeter controlled by increments of electrical charge applied to a capacitor feedback amplifier | |
US3612975A (en) | Electronic data-processing apparatus | |
US3475748A (en) | Gain stabilization device | |
US4210903A (en) | Method for producing analog-to-digital conversions | |
EP0253545A2 (en) | Signal measurement | |
US3349251A (en) | Level sensor circuit | |
US3333262A (en) | Signal conversion apparatus | |
US3581217A (en) | Frequency to direct current converter circuit | |
US3683369A (en) | Analog to digital converter | |
US3691473A (en) | Voltage ratio apparatus with logarithmic output | |
US3543152A (en) | Circuit arrangement for the digital measurement of electrical magnitudes in a logarithmic scale | |
US3742202A (en) | Peak integrator | |
US3805046A (en) | Logarithmic conversion system | |
US4340883A (en) | Bipolar mark-space analogue-to-digital converter with balanced scale factors | |
US3459053A (en) | Analog accelerometer having a digital output signal | |
US3537014A (en) | Logarithmic adaptation method and means for regulating closed-loop systems | |
US4375082A (en) | High speed rectangle function generator | |
US2962214A (en) | Function generating apparatus | |
US3487204A (en) | High accuracy pulse reset integrator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SP-COMMERCIAL FLIGHT, INC., A DE CORP.,MICHIGAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SPERRY CORPORATION;SPERRY RAND CORPORATION;SPERRY HOLDING COMPANY, INC.;REEL/FRAME:004838/0329 Effective date: 19861112 Owner name: SP-COMMERCIAL FLIGHT, INC., ONE BURROUGHS PLACE, D Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SPERRY CORPORATION;SPERRY RAND CORPORATION;SPERRY HOLDING COMPANY, INC.;REEL/FRAME:004838/0329 Effective date: 19861112 |
|
AS | Assignment |
Owner name: HONEYWELL INC. Free format text: ASSIGNMENT OF ASSIGNORS INTEREST. EFFECTIVE DEC 30, 1986;ASSIGNOR:UNISYS CORPORATION;REEL/FRAME:004869/0796 Effective date: 19880506 Owner name: HONEYWELL INC.,MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNISYS CORPORATION;REEL/FRAME:004869/0796 Effective date: 19880506 |