Nothing Special   »   [go: up one dir, main page]

US20070183331A1 - Method and system for providing indeterminate read data latency in a memory system - Google Patents

Method and system for providing indeterminate read data latency in a memory system Download PDF

Info

Publication number
US20070183331A1
US20070183331A1 US11/736,196 US73619607A US2007183331A1 US 20070183331 A1 US20070183331 A1 US 20070183331A1 US 73619607 A US73619607 A US 73619607A US 2007183331 A1 US2007183331 A1 US 2007183331A1
Authority
US
United States
Prior art keywords
data packet
upstream
memory
data
memory controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/736,196
Inventor
Paul Coteus
Kevin Gower
Warren Maule
Robert Tremaine
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US11/736,196 priority Critical patent/US20070183331A1/en
Publication of US20070183331A1 publication Critical patent/US20070183331A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers

Definitions

  • This invention relates to memory systems comprised of hub devices connected to a memory controller by a daisy chained channel.
  • the hub devices are attached to, or reside upon, memory modules that contain memory devices. More particularly, this invention relates to the flow control of read data and the identification of read data returned to the controller by each hub device.
  • the memory modules contain a hub device and multiple memory devices.
  • the hub device fully buffers command, address and data signals between the memory controller and the memory devices.
  • the flow of read data is controlled using either a leveled latency or position dependant latency technique. In both cases, the memory controller is able to predict the return time of read data requested from the memory modules and to schedule commands to avoid collisions as read data is merged onto the controller interface by each memory module.
  • the memory controller is able to issue a read data delay adder along with the read command. This instructs the targeted hub device to add additional delay to the return of read data in order to simplify the issuing of commands and to avoid collisions.
  • the read data must be returned in the order in which it was requested. Further, the total read data latency must be completely predictable by the memory controller. During run time operations, these two restrictions result in additional gaps being added to packets of read data that are returned from the memory modules. This adds latency to the average read operation.
  • hubs are not able to use indeterminate techniques to return read data faster or slower than normal. These techniques include, but are not limited to, caching read data locally, reading memory devices speculatively, independently managing memory device address pages, data compression, etc.
  • Exemplary embodiments include a method for providing indeterminate read data latency.
  • the method includes determining if a local data packet has been received. If a local data packet has been received, then the local data packet is stored into a buffer device.
  • the method also includes determining if the buffer device contains a data packet and determining if an upstream driver for transmitting data packets to a memory controller via an upstream channel is idle. If the buffer contains a data packet and the upstream driver is idle, then the data packet is transmitted to the upstream driver.
  • the method further includes determining if an upstream data packet has been received.
  • the upstream data packet is in a frame format that includes a frame start indicator and an identification tag for use by the memory controller in associating the upstream data packet with its corresponding read instruction.
  • the upstream data packet is stored into the buffer device. If an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then the upstream data packet is transmitted to the upstream driver. If the upstream driver is not idle, then any data packets in progress are continued being transmitted to the upstream driver.
  • Exemplary embodiments include a hub device in a memory system.
  • the hub device includes a device for receiving data packets, an upstream driver for transmitting data packets to a memory controller via an upstream channel and a mechanism including instructions for facilitating indeterminate read data latency.
  • the device for receiving data packets includes an upstream receiver for receiving upstream data packets from a downstream hub device and a memory interface for receiving local data packets from a local storage device.
  • Each data packet is in a frame format that includes a frame start indicator and an identification tag for use by a memory controller in associating the data packet with its corresponding read instruction.
  • the instructions on the mechanism facilitate determining if a local data packet has been received. If a local data packet has been received, then the local data packet is stored into a buffer device.
  • the instructions also facilitate determining if the buffer device contains a data packet and determining if the upstream driver is idle. If the buffer contains a data packet and the upstream driver is idle, then the data packet is transmitted to the upstream driver.
  • the instructions further facilitate determining if an upstream data packet has been received. If an upstream data packet has been received and the upstream driver is not idle, then the upstream data packet is stored into the buffer device. If an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then the upstream data packet is transmitted to the upstream driver. If the upstream driver is not idle, then any data packets in progress are continued being transmitted to the upstream driver.
  • Exemplary embodiments include a memory subsystem with one or more memory modules.
  • the memory modules include one or more memory devices connected to a memory controller by a daisy chained channel.
  • the read data is returned to the memory controller using a frame format that includes an identification tag and frame start indicator.
  • the memory system also includes one or more hub devices on the memory modules for buffering address, commands and data.
  • the hub devices include controller channel buffers that are used in conjunction with a preemptive local data merge algorithm to minimize read data latency and enable indeterminate read data return times to the memory controller.
  • FIG. 1 For exemplary embodiments, include a memory system with one or more memory modules.
  • the memory modules include memory devices that are connected to a memory controller by a daisy chained channel.
  • the read data is returned to the memory controller using a frame format that includes an identification tag and frame start indicator.
  • the memory system also includes one or more hub devices connected to the memory modules for buffering address, commands and data.
  • the hub devices include controller channel buffers that are used in conjunction with a preemptive local data merge algorithm to minimize read data latency and enable indeterminate read data return times to the memory controller.
  • FIG. 1 depicts an exemplary memory system with multiple levels of daisy chained memory modules with point-to-point connections;
  • FIG. 2 depicts an exemplary memory system with hub devices that are connected to a memory modules and to a memory controller by a daisy chained channel;
  • FIG. 3 depicts a hub logic device that may be utilized by exemplary embodiments
  • FIG. 4 is a exemplary process flow implemented by the hub logic device in exemplary embodiments.
  • FIG. 5 is a read data format that may be utilized by exemplary embodiments.
  • Exemplary embodiments utilize controller channel buffers (CCBs), read data frame formats with identification tags and a preemptive data merge technique to enable minimized and indeterminate read data latency.
  • CBs controller channel buffers
  • Exemplary embodiments allow memory modules to return read data to a memory controller at an unpredicted time.
  • Identification tag information is added to the read data packet to indicate the read command that the data is a result of, as well as the hub where the data was read.
  • the identification tag information is utilized by the controller to match the read data packet to the read commands issued by the controller. By using the identification tag information, read data can be returned in an order that is different from the issue order of the corresponding read commands.
  • Exemplary embodiments also provide a preemptive data merge process to prevent data collisions on the upstream channel when implementing the indeterminate read data latency.
  • a CCB is added to the hub device to temporarily store read data.
  • the data is transferred from the memory interface to the buffer.
  • the hub device detects that an upstream data packet (i.e., a data packet being sent to the controller from a hub device that is downstream from the detecting hub device) is not in the middle of being transferred into the detecting hub device via an upstream channel (it typically takes several transfers to send the entire data packet)
  • the detecting hub device checks to see if there is a read data packet in its CCB that is waiting to be sent upstream.
  • the hub device If the hub device detects a read data packet in the CCB it drives the read data packet from the CCB onto the upstream data bus. In the meantime, if a new upstream data packet is received via the upstream data bus, the data packet is stored in the CCB on the hub device. In this manner, data packets coming upstream do not collide with data packets being sent upstream from the CCB on the hub device. In the case where there is more than one data packet in the CCB, a variety of methods may be implemented to determine which data packet to send next (e.g., the data packet from the oldest read command may be sent first).
  • Exemplary embodiments apply to memory systems constructed of one or more memory modules 110 that are connected to a memory controller 102 by a daisy chained memory channel 114 as depicted in FIG. 1 .
  • the memory modules 110 contain both a hub device 112 that buffers commands, address and data signals to and from the controller memory channel 114 as well as one or more memory devices 108 connected to the hub device 112 .
  • the downstream portion of the memory channel 114 , the downstream channel 104 transmits write data and memory operation commands to the hub devices 112 .
  • the upstream portion of the controller channel 114 , the upstream channel 106 returns requested read data (referred to herein as upstream data packets).
  • FIG. 2 depicts an alternate exemplary embodiment that includes a memory system constructed of one or more memory modules 110 connected to hub devices 112 that are further connected to a memory controller 102 by a daisy chained memory channel 114 .
  • the hub device 112 is not located on the memory module 110 ; instead the hub device 112 is in communication with the memory module 110 .
  • the memory modules 110 may be in communication with the hub devices 112 via multi-drop connections and/or point-to-point connections.
  • Other hardware configurations are possible, for example exemplary embodiments may utilize only a single level of daisy chained hub devices 112 and/or memory modules 110 .
  • FIG. 3 depicts a hub device 112 with flow control logic 308 utilized by exemplary embodiments to perform the processing described herein.
  • the hub device 112 and the components within the hub device 112 may be implemented in hardware and/or software.
  • the hub device 112 receives upstream data packets on the upstream channel 104 via the receiver logic 304 (also referred to herein as an upstream receiver).
  • the upstream data packets are data packets being sent to the controller 102 from a hub device 112 that is downstream from the receiving hub device 112 .
  • An upstream data packet can be sent to the driver logic 306 (also referred to herein as the upstream driver) to be driven towards the controller 102 on the upstream channel 106 or, if the upstream channel 106 is busy, the upstream data packet can be temporarily stored in the CCB 310 on the hub device 112 .
  • the destination of the upstream data packet is determined by the flow control logic 308 and implemented by sending a signal to the local data multiplexer 312 .
  • CCBs 310 reside in the hub device 112 and safely capture upstream data packet transfers (via the receiver logic 304 ) that are shunted into the CCB 310 while the hub device 112 is merging its local data packets onto the upstream channel 106 .
  • Local data packets are data packets that are read from memory devices 108 attached to the memory module 110 being directed by the hub device 112 . These memory devices 108 are also referred to herein as local storage devices. The data read from the local storage devices, the local data packets, are formatted for return on an upstream controller interface via the upstream driver and stored in the CCB 310 .
  • the formatting includes serializing the local data packet into the proper frame format (e.g., see exemplary frame format depicted in FIG. 5 ), and inserting values into the identification tag (sourced from the read request), first transfer field, and bus cyclical redundancy code (CRC) field.
  • the formatting of the local data packet is performed as part of storing the local data packet into the CCB 310 .
  • a data packet When a data packet is received at the memory interface 302 , it is stored into the CCB 310 while the local data packets are waiting to be merged onto the upstream channel 106 (via the driver logic 306 ).
  • the identification tag within the data packet allows the memory controller 102 to correlate a returned read data packet with its corresponding read data request command.
  • the data packet also contains a small, easy to decode ‘start’, or first transfer (‘ft’) field (also referred to herein as a frame start indicator) delivered near the beginning of an upstream read data frame (data packets are formatted as read data frames) which indicates that a read data frame is present in the data packet. This is used by the flow control logic 308 in the hub device 112 to monitor the channel read data activity.
  • the hub device 112 When there is data in the CCBs 310 from either a local read operation or from a previously shunted read data packet from a downstream hub device (the data packets in the CCB are referred to herein as stored data packets), the hub device 112 will merge it onto the upstream channel 106 via the driver logic 306 as soon as it is allowed. The hub device 112 merges local data onto the upstream channel 106 whenever the upstream channel 106 is idle, or immediately following the last transfer of a data packet that is currently in progress.
  • Read data frames will never be bisected using this method, but read data frames that are in flight on the upstream channel 106 that have not yet arrived at a hub device's 112 local data multiplexer 312 may be preempted and shunted into the CCB 310 . This allows gaps in read data on the upstream channel 106 to be minimized which increases bus efficiency and results in reduced average read data latency under real world work load conditions.
  • the hub device 112 can be configured to send the read data packet corresponding to the earliest read command. This minimizes undue latency on read requests issued to hub devices 112 that are many daisy chain positions away from the memory controller 102 .
  • Other CCB 310 unload prioritization algorithms may also be implemented.
  • the identification tag field of the read data frame may contain a priority field. The priority field can be used to guide the unloading of the CCBs 310 .
  • priority information may be delivered as the read data is requested.
  • Hub devices 112 can then compare the identification tag to previously recorded priority information to determine the location in the CCB 310 to send next.
  • a method may also be employed that occasionally sends lower priority data before high priority data to ensure that low priority data is not completely stalled by requests that have been tagged with a higher priority.
  • FIG. 4 is a process flow that is facilitated by the flow control logic 308 located in the hub device 112 in exemplary embodiments.
  • the process depicted in FIG. 4 performs preemptive local data merge and may be implemented by a mechanism including hardware and/or software instructions such as a finite state machine in the flow control logic 308 .
  • the process starts at block 402 and is repeated, in exemplary embodiments, on a periodic basis (e.g., after each controller channel transfer, or upstream channel cycle).
  • any local read data packets i.e., from memory devices 108 on memory modules 110 attached to the hub device 112
  • the memory interface 302 are loaded into the CCB 310 .
  • the flow control logic 308 is aware of and managing the upstream driving of local read data.
  • block 408 is performed to determine if an upstream channel operation is in process (i.e., is an upstream data packet or a local read data packet in the middle of being driven onto the upstream channel 106 via the driver logic 306 ). Processing continues at block 412 if an upstream channel operation is in process (i.e., the driver is busy). At block 412 , upstream read data packets are routed from the receiver logic 304 to the driver logic 306 by setting the local data multiplexer 312 to send the upstream data packet to the driver logic 306 .
  • processing continues at block 410 if an upstream channel operation is not in process (i.e., the driver is idle) and there is data in the CCB 310 .
  • data from the CCB 310 is driven onto the upstream channel 106 while any data packets received in the receiver logic 304 from the upstream channel 106 are shunted (stored) into the next available CCB 310 location.
  • the shunting is performed by the flow control logic 308 directing the upstream data packets to be loaded into the CCB 310 .
  • Processing then continues at 414 which sends processing back to block 404 at the next upstream channel cycle.
  • FIG. 5 is an exemplary read data frame format for upstream data packets and local read data packets on the upstream channel 106 .
  • the frame format depicted in FIG. 5 uses twenty-one signal lanes and each packet includes sixteen transfers. It includes a one bit first start indicator 502 and an identification tag 504 , as well as 256 bits (32 B) of read data 506 with a bus CRCs 508 for transmission error detection.
  • Other combinations of signal lanes and transfer depths can be used to create frame formats that include a frame start indicator, read data identification tag and read data that are compatible with this invention.
  • Exemplary embodiments pertain to a computer memory system constructed of daisy chained hub logic devices connected to, or contained upon, memory modules.
  • the hubs are daisy chained on a memory controller channel and are further attached to memory devices on the memory modules.
  • the memory controller issues requests for read data to the hubs which merge this read data from the memory modules onto the memory channel.
  • the hubs are able to return read data at a time unpredicted by the memory controller, and at a time that may preempt a read request that had been issued earlier, without loosing or corrupting any of the read data returned on the channel to the memory controller.
  • Exemplary embodiments may be utilized to optimize average read data latency by more fully utilizing the upstream channel.
  • CCBs read data frame formats with identification tags and a preemptive data merge technique, indeterminate read data latency may be performed to more fully utilize the controller channel.
  • the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes.
  • Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention.
  • the present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention.
  • computer program code segments configure the microprocessor to create specific logic circuits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Abstract

A method and system for providing indeterminate read data latency in a memory system. The method includes determining if a local data packet has been received. If a local data packet has been received, then the local data packet is stored into a buffer device. The method also includes determining if the buffer device contains a data packet and determining if an upstream driver for transmitting data packets to a memory controller via an upstream channel is idle. If the buffer contains a data packet and the upstream driver is idle, then the data packet is transmitted to the upstream driver. The method further includes determining if an upstream data packet has been received. The upstream data packet is in a frame format that includes a frame start indicator and an identification tag for use by the memory controller in associating the upstream data packet with its corresponding read instruction. If an upstream data packet has been received and the upstream driver is not idle, then the upstream data packet is stored into the buffer device. If an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then the upstream data packet is transmitted to the upstream driver. If the upstream driver is not idle, then any data packets in progress are continued being transmitted to the upstream driver.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of U.S. patent application Ser. No. 11/289,193 filed Nov. 28, 2005, the contents of which are incorporated by reference herein in their entirety.
    • BACKGROUND OF THE INVENTION
  • This invention relates to memory systems comprised of hub devices connected to a memory controller by a daisy chained channel. The hub devices are attached to, or reside upon, memory modules that contain memory devices. More particularly, this invention relates to the flow control of read data and the identification of read data returned to the controller by each hub device.
  • Many high performance computing main memory systems use multiple fully buffered memory modules connected to a memory controller by one or more channels. The memory modules contain a hub device and multiple memory devices. The hub device fully buffers command, address and data signals between the memory controller and the memory devices. The flow of read data is controlled using either a leveled latency or position dependant latency technique. In both cases, the memory controller is able to predict the return time of read data requested from the memory modules and to schedule commands to avoid collisions as read data is merged onto the controller interface by each memory module.
  • In some cases, the memory controller is able to issue a read data delay adder along with the read command. This instructs the targeted hub device to add additional delay to the return of read data in order to simplify the issuing of commands and to avoid collisions. In all cases, the read data must be returned in the order in which it was requested. Further, the total read data latency must be completely predictable by the memory controller. During run time operations, these two restrictions result in additional gaps being added to packets of read data that are returned from the memory modules. This adds latency to the average read operation. In addition, hubs are not able to use indeterminate techniques to return read data faster or slower than normal. These techniques include, but are not limited to, caching read data locally, reading memory devices speculatively, independently managing memory device address pages, data compression, etc.
  • To optimize average read data latency under real workload conditions, and to enable advanced hub device capabilities, what is needed is a way to allow memory modules to return read data to the memory controller at an unpredicted time. This must be done in a way that does not corrupt read data and that allows the memory controller to identify each read data packet. Preventing data corruption by avoiding data collisions is especially complicated as hub devices merge local read data onto a cascaded memory controller channel.
    • BRIEF SUMMARY OF THE INVENTION
  • Exemplary embodiments include a method for providing indeterminate read data latency. The method includes determining if a local data packet has been received. If a local data packet has been received, then the local data packet is stored into a buffer device. The method also includes determining if the buffer device contains a data packet and determining if an upstream driver for transmitting data packets to a memory controller via an upstream channel is idle. If the buffer contains a data packet and the upstream driver is idle, then the data packet is transmitted to the upstream driver. The method further includes determining if an upstream data packet has been received. The upstream data packet is in a frame format that includes a frame start indicator and an identification tag for use by the memory controller in associating the upstream data packet with its corresponding read instruction. If an upstream data packet has been received and the upstream driver is not idle, then the upstream data packet is stored into the buffer device. If an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then the upstream data packet is transmitted to the upstream driver. If the upstream driver is not idle, then any data packets in progress are continued being transmitted to the upstream driver.
  • Exemplary embodiments include a hub device in a memory system. The hub device includes a device for receiving data packets, an upstream driver for transmitting data packets to a memory controller via an upstream channel and a mechanism including instructions for facilitating indeterminate read data latency. The device for receiving data packets includes an upstream receiver for receiving upstream data packets from a downstream hub device and a memory interface for receiving local data packets from a local storage device. Each data packet is in a frame format that includes a frame start indicator and an identification tag for use by a memory controller in associating the data packet with its corresponding read instruction. The instructions on the mechanism facilitate determining if a local data packet has been received. If a local data packet has been received, then the local data packet is stored into a buffer device. The instructions also facilitate determining if the buffer device contains a data packet and determining if the upstream driver is idle. If the buffer contains a data packet and the upstream driver is idle, then the data packet is transmitted to the upstream driver. The instructions further facilitate determining if an upstream data packet has been received. If an upstream data packet has been received and the upstream driver is not idle, then the upstream data packet is stored into the buffer device. If an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then the upstream data packet is transmitted to the upstream driver. If the upstream driver is not idle, then any data packets in progress are continued being transmitted to the upstream driver.
  • Exemplary embodiments include a memory subsystem with one or more memory modules. The memory modules include one or more memory devices connected to a memory controller by a daisy chained channel. The read data is returned to the memory controller using a frame format that includes an identification tag and frame start indicator. The memory system also includes one or more hub devices on the memory modules for buffering address, commands and data. The hub devices include controller channel buffers that are used in conjunction with a preemptive local data merge algorithm to minimize read data latency and enable indeterminate read data return times to the memory controller.
  • Further exemplary embodiments include a memory system with one or more memory modules. The memory modules include memory devices that are connected to a memory controller by a daisy chained channel. The read data is returned to the memory controller using a frame format that includes an identification tag and frame start indicator. The memory system also includes one or more hub devices connected to the memory modules for buffering address, commands and data. The hub devices include controller channel buffers that are used in conjunction with a preemptive local data merge algorithm to minimize read data latency and enable indeterminate read data return times to the memory controller.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
  • FIG. 1 depicts an exemplary memory system with multiple levels of daisy chained memory modules with point-to-point connections;
  • FIG. 2 depicts an exemplary memory system with hub devices that are connected to a memory modules and to a memory controller by a daisy chained channel;
  • FIG. 3 depicts a hub logic device that may be utilized by exemplary embodiments;
  • FIG. 4 is a exemplary process flow implemented by the hub logic device in exemplary embodiments; and
  • FIG. 5 is a read data format that may be utilized by exemplary embodiments.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Exemplary embodiments utilize controller channel buffers (CCBs), read data frame formats with identification tags and a preemptive data merge technique to enable minimized and indeterminate read data latency. Exemplary embodiments allow memory modules to return read data to a memory controller at an unpredicted time. Identification tag information is added to the read data packet to indicate the read command that the data is a result of, as well as the hub where the data was read. The identification tag information is utilized by the controller to match the read data packet to the read commands issued by the controller. By using the identification tag information, read data can be returned in an order that is different from the issue order of the corresponding read commands.
  • Exemplary embodiments also provide a preemptive data merge process to prevent data collisions on the upstream channel when implementing the indeterminate read data latency. A CCB is added to the hub device to temporarily store read data. When a memory device on the memory module reads data, the data is transferred from the memory interface to the buffer. When the hub device detects that an upstream data packet (i.e., a data packet being sent to the controller from a hub device that is downstream from the detecting hub device) is not in the middle of being transferred into the detecting hub device via an upstream channel (it typically takes several transfers to send the entire data packet), the detecting hub device checks to see if there is a read data packet in its CCB that is waiting to be sent upstream. If the hub device detects a read data packet in the CCB it drives the read data packet from the CCB onto the upstream data bus. In the meantime, if a new upstream data packet is received via the upstream data bus, the data packet is stored in the CCB on the hub device. In this manner, data packets coming upstream do not collide with data packets being sent upstream from the CCB on the hub device. In the case where there is more than one data packet in the CCB, a variety of methods may be implemented to determine which data packet to send next (e.g., the data packet from the oldest read command may be sent first).
  • Exemplary embodiments apply to memory systems constructed of one or more memory modules 110 that are connected to a memory controller 102 by a daisy chained memory channel 114 as depicted in FIG. 1. The memory modules 110 contain both a hub device 112 that buffers commands, address and data signals to and from the controller memory channel 114 as well as one or more memory devices 108 connected to the hub device 112. The downstream portion of the memory channel 114, the downstream channel 104, transmits write data and memory operation commands to the hub devices 112. The upstream portion of the controller channel 114, the upstream channel 106, returns requested read data (referred to herein as upstream data packets).
  • FIG. 2 depicts an alternate exemplary embodiment that includes a memory system constructed of one or more memory modules 110 connected to hub devices 112 that are further connected to a memory controller 102 by a daisy chained memory channel 114. In this embodiment, the hub device 112 is not located on the memory module 110; instead the hub device 112 is in communication with the memory module 110. As depicted in FIG. 2, the memory modules 110 may be in communication with the hub devices 112 via multi-drop connections and/or point-to-point connections. Other hardware configurations are possible, for example exemplary embodiments may utilize only a single level of daisy chained hub devices 112 and/or memory modules 110.
  • FIG. 3 depicts a hub device 112 with flow control logic 308 utilized by exemplary embodiments to perform the processing described herein. The hub device 112 and the components within the hub device 112 may be implemented in hardware and/or software. The hub device 112 receives upstream data packets on the upstream channel 104 via the receiver logic 304 (also referred to herein as an upstream receiver). The upstream data packets are data packets being sent to the controller 102 from a hub device 112 that is downstream from the receiving hub device 112. An upstream data packet can be sent to the driver logic 306 (also referred to herein as the upstream driver) to be driven towards the controller 102 on the upstream channel 106 or, if the upstream channel 106 is busy, the upstream data packet can be temporarily stored in the CCB 310 on the hub device 112. The destination of the upstream data packet is determined by the flow control logic 308 and implemented by sending a signal to the local data multiplexer 312.
  • In exemplary embodiments, CCBs 310, or buffer devices, reside in the hub device 112 and safely capture upstream data packet transfers (via the receiver logic 304) that are shunted into the CCB 310 while the hub device 112 is merging its local data packets onto the upstream channel 106. Local data packets are data packets that are read from memory devices 108 attached to the memory module 110 being directed by the hub device 112. These memory devices 108 are also referred to herein as local storage devices. The data read from the local storage devices, the local data packets, are formatted for return on an upstream controller interface via the upstream driver and stored in the CCB 310. The formatting includes serializing the local data packet into the proper frame format (e.g., see exemplary frame format depicted in FIG. 5), and inserting values into the identification tag (sourced from the read request), first transfer field, and bus cyclical redundancy code (CRC) field. In exemplary embodiments, the formatting of the local data packet is performed as part of storing the local data packet into the CCB 310.
  • When a data packet is received at the memory interface 302, it is stored into the CCB 310 while the local data packets are waiting to be merged onto the upstream channel 106 (via the driver logic 306). The identification tag within the data packet allows the memory controller 102 to correlate a returned read data packet with its corresponding read data request command. The data packet also contains a small, easy to decode ‘start’, or first transfer (‘ft’) field (also referred to herein as a frame start indicator) delivered near the beginning of an upstream read data frame (data packets are formatted as read data frames) which indicates that a read data frame is present in the data packet. This is used by the flow control logic 308 in the hub device 112 to monitor the channel read data activity.
  • When there is data in the CCBs 310 from either a local read operation or from a previously shunted read data packet from a downstream hub device (the data packets in the CCB are referred to herein as stored data packets), the hub device 112 will merge it onto the upstream channel 106 via the driver logic 306 as soon as it is allowed. The hub device 112 merges local data onto the upstream channel 106 whenever the upstream channel 106 is idle, or immediately following the last transfer of a data packet that is currently in progress. Read data frames will never be bisected using this method, but read data frames that are in flight on the upstream channel 106 that have not yet arrived at a hub device's 112 local data multiplexer 312 may be preempted and shunted into the CCB 310. This allows gaps in read data on the upstream channel 106 to be minimized which increases bus efficiency and results in reduced average read data latency under real world work load conditions.
  • When there are multiple read data packets present in the CCBs 310, the hub device 112 can be configured to send the read data packet corresponding to the earliest read command. This minimizes undue latency on read requests issued to hub devices 112 that are many daisy chain positions away from the memory controller 102. Other CCB 310 unload prioritization algorithms may also be implemented. For example, the identification tag field of the read data frame may contain a priority field. The priority field can be used to guide the unloading of the CCBs 310. Alternatively, priority information may be delivered as the read data is requested. Hub devices 112 can then compare the identification tag to previously recorded priority information to determine the location in the CCB 310 to send next. A method may also be employed that occasionally sends lower priority data before high priority data to ensure that low priority data is not completely stalled by requests that have been tagged with a higher priority.
  • FIG. 4 is a process flow that is facilitated by the flow control logic 308 located in the hub device 112 in exemplary embodiments. The process depicted in FIG. 4 performs preemptive local data merge and may be implemented by a mechanism including hardware and/or software instructions such as a finite state machine in the flow control logic 308. The process starts at block 402 and is repeated, in exemplary embodiments, on a periodic basis (e.g., after each controller channel transfer, or upstream channel cycle). At block 404 any local read data packets (i.e., from memory devices 108 on memory modules 110 attached to the hub device 112) in the memory interface 302 are loaded into the CCB 310. This insures that the flow control logic 308 is aware of and managing the upstream driving of local read data. At block 406, it is determined if there is data in the CCB 310. If there is no data in the CCB 310, then the data is routed from the receiver logic 304 to the driver logic 306 at block 412. The routing is directed by the flow control logic 308 by setting the local data multiplexer 312 to send the upstream data packet to the driver logic 306 for driving the upstream data packet onto the upstream channel 106 towards the controller 102. Processing then continues at 414, where processing is sent back to block 404 at the next upstream channel cycle.
  • If it is determined at block 406, that there is data in the CCB 310 then block 408 is performed to determine if an upstream channel operation is in process (i.e., is an upstream data packet or a local read data packet in the middle of being driven onto the upstream channel 106 via the driver logic 306). Processing continues at block 412 if an upstream channel operation is in process (i.e., the driver is busy). At block 412, upstream read data packets are routed from the receiver logic 304 to the driver logic 306 by setting the local data multiplexer 312 to send the upstream data packet to the driver logic 306. Alternatively, processing continues at block 410 if an upstream channel operation is not in process (i.e., the driver is idle) and there is data in the CCB 310. At block 410, data from the CCB 310 is driven onto the upstream channel 106 while any data packets received in the receiver logic 304 from the upstream channel 106 are shunted (stored) into the next available CCB 310 location. The shunting is performed by the flow control logic 308 directing the upstream data packets to be loaded into the CCB 310. Processing then continues at 414 which sends processing back to block 404 at the next upstream channel cycle.
  • FIG. 5 is an exemplary read data frame format for upstream data packets and local read data packets on the upstream channel 106. The frame format depicted in FIG. 5 uses twenty-one signal lanes and each packet includes sixteen transfers. It includes a one bit first start indicator 502 and an identification tag 504, as well as 256 bits (32 B) of read data 506 with a bus CRCs 508 for transmission error detection. Other combinations of signal lanes and transfer depths can be used to create frame formats that include a frame start indicator, read data identification tag and read data that are compatible with this invention.
  • Exemplary embodiments pertain to a computer memory system constructed of daisy chained hub logic devices connected to, or contained upon, memory modules. The hubs are daisy chained on a memory controller channel and are further attached to memory devices on the memory modules. The memory controller issues requests for read data to the hubs which merge this read data from the memory modules onto the memory channel. Using channel buffers and packet identification tags, the hubs are able to return read data at a time unpredicted by the memory controller, and at a time that may preempt a read request that had been issued earlier, without loosing or corrupting any of the read data returned on the channel to the memory controller.
  • Exemplary embodiments may be utilized to optimize average read data latency by more fully utilizing the upstream channel. Through the use of CCBs, read data frame formats with identification tags and a preemptive data merge technique, indeterminate read data latency may be performed to more fully utilize the controller channel.
  • As described above, the embodiments of the invention may be embodied in the form of computer-implemented processes and apparatuses for practicing those processes. Embodiments of the invention may also be embodied in the form of computer program code containing instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other computer-readable storage medium, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. When implemented on a general-purpose microprocessor, the computer program code segments configure the microprocessor to create specific logic circuits.
  • While the invention has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims. Moreover, the use of the terms first, second, etc. do not denote any order or importance, but rather the terms first, second, etc. are used to distinguish one element from another.

Claims (20)

1. A memory controller for use in a memory system, the memory controller comprising:
an upstream channel for receiving one or more read data packets at an unpredicted time from a downstream hub device, each packet in a frame format including a frame start indicator and an identification tag; and
computer instructions for correlating the received data packets with their corresponding read data request commands using the identification tags included in the read data packets.
2. The memory controller of claim 1 wherein each read data packet is received at an unpredicted time relative to its corresponding read request command.
3. The memory controller of claim 1 wherein the read data packets are received in an unpredicted order relative to an issue order of their corresponding read request commands.
4. The memory controller of claim 1 wherein the upstream channel is a daisy chain channel.
5. The memory controller of claim 1 wherein the hub device is physically located on a memory module.
6. The memory controller of claim 1 wherein the hub device includes a buffer device.
7. A method for providing indeterminate read data latency at a memory controller, the method comprising:
sending a memory data request from the memory controller to a memory module via a downstream bus, the memory module including a hub device;
receiving and processing the memory data request on the memory module;
sending a response data packet from the memory module to the memory controller via an upstream bus, the response data packet including a frame start indicator and an identification tag;
determining if the response data packet has been received at the memory controller using at least the frame start indicator; and
correlating the received response data packet with the memory data request based on the identification tag included in the response data packet.
8. The method of claim 7 wherein the identification tag in the memory response data packet is sourced from the read request.
9. The method of claim 7 wherein the receiving a response data packet at the memory controller occurs at an unpredicted time.
10. The method of claim 7 wherein the receiving of a response data packet at the memory controller occurs in an unpredicted order relative to an issue order of the corresponding memory data request command and other memory data request commands issued by the memory controller.
11. The method of claim 7 wherein the receiving and processing of the memory data request on the memory module includes:
receiving the memory data request at the memory module; and
servicing the memory data request at the memory module, resulting in the response data packet.
12. The method of claim 7 wherein the sending a response data packet includes executing a local preemptive data merge algorithm a the hub device to minimize read data latency and to enable indeterminate read data return times to the memory controller.
13. The method of claim 12 wherein the local preemptive data merge algorithm includes:
determining if a local data packet has been received;
if a local data packet has been received, then storing the local data packet into a buffer device;
determining if the buffer device contains a data packet;
determining if an upstream driver is idle;
if the buffer device contains a data packet and the upstream driver is idle, then transmitting the data packet to the upstream driver;
determining if an upstream data packet has been received;
if an upstream data packet has been received and the upstream driver is not idle, then storing the upstream data packet into the buffer device;
if an upstream data packet has been received and the buffer device does not contain a data packet and the upstream driver is idle, then transmitting the upstream data packet to the upstream driver; and
continuing to transmit any data packets in progress if the upstream driver is not idle.
14. The method of claim 13 wherein the determining if a local data packet has been received, the determining if the buffer device contains a data packet, the determining if an upstream driver is idle and the determining if a data packet has been received are performed on a periodic basis.
15. The method of claim 14 wherein the periodic basis is once every upstream channel cycle.
16. The method of claim 13 wherein the buffer device contains a plurality of data packets and the data packet is selected based on a prioritization algorithm.
17. The method of claim 16 wherein the prioritization algorithm selects the data packet based on the age of the read instruction that corresponds to the data packet.
18. The method of claim 17 wherein the prioritization algorithm selects the data packet based on a priority associated with the data packet.
19. The method of claim 1 wherein the frame format further includes a bus cyclical redundancy code (CRC) field.
20. A memory system comprising:
a memory controller including;
an upstream channel for receiving one or more read data packets at an unpredicted time; and
computer instructions for correlating the received read data packets with their corresponding read data request commands using identification tags included in the read data packets;
one or more memory modules with one or more memory devices connected to the memory controller by a daisy chained channel, wherein the read data is returned to the memory controller as the read data packets using a frame format that includes the identification tag and a frame start indicator; and
one or more hub devices on the memory modules for buffering address, commands and data, the hub devices including controller channel buffers used in conjunction with a preemptive local data merge algorithm to minimize read data latency and enable indeterminate read data return times to the memory controller.
US11/736,196 2005-11-28 2007-04-17 Method and system for providing indeterminate read data latency in a memory system Abandoned US20070183331A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/736,196 US20070183331A1 (en) 2005-11-28 2007-04-17 Method and system for providing indeterminate read data latency in a memory system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/289,193 US7685392B2 (en) 2005-11-28 2005-11-28 Providing indeterminate read data latency in a memory system
US11/736,196 US20070183331A1 (en) 2005-11-28 2007-04-17 Method and system for providing indeterminate read data latency in a memory system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/289,193 Continuation US7685392B2 (en) 2005-11-28 2005-11-28 Providing indeterminate read data latency in a memory system

Publications (1)

Publication Number Publication Date
US20070183331A1 true US20070183331A1 (en) 2007-08-09

Family

ID=37698119

Family Applications (6)

Application Number Title Priority Date Filing Date
US11/289,193 Expired - Fee Related US7685392B2 (en) 2005-11-28 2005-11-28 Providing indeterminate read data latency in a memory system
US11/736,196 Abandoned US20070183331A1 (en) 2005-11-28 2007-04-17 Method and system for providing indeterminate read data latency in a memory system
US11/843,271 Expired - Fee Related US8151042B2 (en) 2005-11-28 2007-08-22 Method and system for providing identification tags in a memory system having indeterminate data response times
US11/843,150 Expired - Fee Related US8145868B2 (en) 2005-11-28 2007-08-22 Method and system for providing frame start indication in a memory system having indeterminate read data latency
US13/397,827 Active US8495328B2 (en) 2005-11-28 2012-02-16 Providing frame start indication in a memory system having indeterminate read data latency
US13/397,819 Expired - Fee Related US8327105B2 (en) 2005-11-28 2012-02-16 Providing frame start indication in a memory system having indeterminate read data latency

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/289,193 Expired - Fee Related US7685392B2 (en) 2005-11-28 2005-11-28 Providing indeterminate read data latency in a memory system

Family Applications After (4)

Application Number Title Priority Date Filing Date
US11/843,271 Expired - Fee Related US8151042B2 (en) 2005-11-28 2007-08-22 Method and system for providing identification tags in a memory system having indeterminate data response times
US11/843,150 Expired - Fee Related US8145868B2 (en) 2005-11-28 2007-08-22 Method and system for providing frame start indication in a memory system having indeterminate read data latency
US13/397,827 Active US8495328B2 (en) 2005-11-28 2012-02-16 Providing frame start indication in a memory system having indeterminate read data latency
US13/397,819 Expired - Fee Related US8327105B2 (en) 2005-11-28 2012-02-16 Providing frame start indication in a memory system having indeterminate read data latency

Country Status (6)

Country Link
US (6) US7685392B2 (en)
EP (1) EP1958073A1 (en)
JP (1) JP5186382B2 (en)
CN (1) CN101300556B (en)
TW (1) TWI399649B (en)
WO (1) WO2007060250A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100122003A1 (en) * 2008-11-10 2010-05-13 Nec Laboratories America, Inc. Ring-based high speed bus interface
US7969985B1 (en) * 2008-09-03 2011-06-28 Motion Engineering, Inc. Method and system for scheduling, transporting, and receiving inbound packets efficiently in networks with cyclic packet scheduling

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7296129B2 (en) * 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
US7512762B2 (en) 2004-10-29 2009-03-31 International Business Machines Corporation System, method and storage medium for a memory subsystem with positional read data latency
US7331010B2 (en) 2004-10-29 2008-02-12 International Business Machines Corporation System, method and storage medium for providing fault detection and correction in a memory subsystem
US7299313B2 (en) 2004-10-29 2007-11-20 International Business Machines Corporation System, method and storage medium for a memory subsystem command interface
US7478259B2 (en) 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system
US7558124B2 (en) * 2005-11-16 2009-07-07 Montage Technology Group, Ltd Memory interface to bridge memory buses
US7577039B2 (en) * 2005-11-16 2009-08-18 Montage Technology Group, Ltd. Memory interface to bridge memory buses
US7368950B2 (en) * 2005-11-16 2008-05-06 Montage Technology Group Limited High speed transceiver with low power consumption
US7685392B2 (en) 2005-11-28 2010-03-23 International Business Machines Corporation Providing indeterminate read data latency in a memory system
JP5065618B2 (en) * 2006-05-16 2012-11-07 株式会社日立製作所 Memory module
US7640386B2 (en) * 2006-05-24 2009-12-29 International Business Machines Corporation Systems and methods for providing memory modules with multiple hub devices
US7345901B2 (en) * 2006-07-26 2008-03-18 International Business Machines Corporation Computer system having daisy chained self timed memory chips
US7345900B2 (en) * 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US7669086B2 (en) 2006-08-02 2010-02-23 International Business Machines Corporation Systems and methods for providing collision detection in a memory system
US7870459B2 (en) 2006-10-23 2011-01-11 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
US7721140B2 (en) 2007-01-02 2010-05-18 International Business Machines Corporation Systems and methods for improving serviceability of a memory system
US20080298468A1 (en) * 2007-06-04 2008-12-04 Mediaphy Corporation Error tagging for decoder
US8732360B2 (en) * 2007-11-26 2014-05-20 Spansion Llc System and method for accessing memory
US8332572B2 (en) 2008-02-05 2012-12-11 Spansion Llc Wear leveling mechanism using a DRAM buffer
US20100005218A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Enhanced cascade interconnected memory system
DE102008050102B4 (en) * 2008-10-06 2010-11-04 Phoenix Contact Gmbh & Co. Kg Communication entity for communication via a bus-oriented communication network
US8472199B2 (en) * 2008-11-13 2013-06-25 Mosaid Technologies Incorporated System including a plurality of encapsulated semiconductor chips
CN101425052B (en) * 2008-12-04 2010-06-09 中国科学院计算技术研究所 Method for implementing transactional memory
US9123409B2 (en) 2009-06-11 2015-09-01 Micron Technology, Inc. Memory device for a hierarchical memory architecture
JP5372687B2 (en) * 2009-09-30 2013-12-18 ソニー株式会社 Transmitting apparatus, transmitting method, receiving apparatus, and receiving method
US8327052B2 (en) 2009-12-23 2012-12-04 Spansion Llc Variable read latency on a serial memory bus
US8631271B2 (en) 2010-06-24 2014-01-14 International Business Machines Corporation Heterogeneous recovery in a redundant memory system
US8484529B2 (en) 2010-06-24 2013-07-09 International Business Machines Corporation Error correction and detection in a redundant memory system
US8898511B2 (en) 2010-06-24 2014-11-25 International Business Machines Corporation Homogeneous recovery in a redundant memory system
US8549378B2 (en) 2010-06-24 2013-10-01 International Business Machines Corporation RAIM system using decoding of virtual ECC
TWI462103B (en) * 2011-01-19 2014-11-21 Mstar Semiconductor Inc Controller and controlling method for memory and memory system
US8522122B2 (en) 2011-01-29 2013-08-27 International Business Machines Corporation Correcting memory device and memory channel failures in the presence of known memory device failures
CN103164366A (en) * 2011-12-09 2013-06-19 鸿富锦精密工业（深圳）有限公司 Electronic equipment provided with universal input and output expander and signal detecting method
US8880819B2 (en) 2011-12-13 2014-11-04 Micron Technology, Inc. Memory apparatuses, computer systems and methods for ordering memory responses
US8938656B2 (en) 2012-09-14 2015-01-20 Sandisk Technologies Inc. Data storage device with intermediate ECC stage
US9424314B2 (en) * 2012-10-19 2016-08-23 Oracle International Corporation Method and apparatus for joining read requests
US9081700B2 (en) 2013-05-16 2015-07-14 Western Digital Technologies, Inc. High performance read-modify-write system providing line-rate merging of dataframe segments in hardware
CN105531766A (en) 2013-10-15 2016-04-27 拉姆伯斯公司 Load reduced memory module
US9165639B2 (en) 2013-11-11 2015-10-20 Rambus Inc. High capacity memory system using standard controller component
USD733145S1 (en) * 2014-03-14 2015-06-30 Kingston Digital, Inc. Memory module
USD735201S1 (en) * 2014-07-30 2015-07-28 Kingston Digital, Inc. Memory module
WO2016099665A1 (en) 2014-12-19 2016-06-23 Rambus, Inc. Dynamic random access memory (dram) component for high-performance,high-capacity registered memory modules
AT14695U1 (en) * 2015-01-19 2016-04-15 Bachmann Gmbh Serial bus system with coupling modules
KR102425470B1 (en) * 2015-04-06 2022-07-27 에스케이하이닉스 주식회사 Data storage device and operating method thereof
CN107122134B (en) * 2017-04-25 2020-01-03 杭州迪普科技股份有限公司 Data reading method and device
US10970239B2 (en) * 2018-03-16 2021-04-06 Intel Corporation Hub circuit for a DIMM having multiple components that communicate with a host
CN118100475A (en) * 2018-04-16 2024-05-28 Lg电子株式会社 Method for data transmission in wireless power transmission system and wireless power transmitter
US11178055B2 (en) 2019-06-14 2021-11-16 Intel Corporation Methods and apparatus for providing deterministic latency for communications interfaces
US11258755B2 (en) * 2019-09-19 2022-02-22 GM Global Technology Operations LLC Method and system for processing coherent data
JP2023044544A (en) 2021-09-17 2023-03-30 キオクシア株式会社 memory system

Citations (94)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3825904A (en) * 1973-06-08 1974-07-23 Ibm Virtual memory system
US4028675A (en) * 1973-05-14 1977-06-07 Hewlett-Packard Company Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US4135240A (en) * 1973-07-09 1979-01-16 Bell Telephone Laboratories, Incorporated Protection of data file contents
US4654857A (en) * 1981-10-01 1987-03-31 Stratus Computer, Inc. Digital data processor with high reliability
US4723120A (en) * 1986-01-14 1988-02-02 International Business Machines Corporation Method and apparatus for constructing and operating multipoint communication networks utilizing point-to point hardware and interfaces
US4740916A (en) * 1985-12-19 1988-04-26 International Business Machines Corporation Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4796231A (en) * 1985-01-22 1989-01-03 Texas Instruments Incorporated Serial accessed semiconductor memory with reconfigurable shift registers
US4803485A (en) * 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4833605A (en) * 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing
US4839534A (en) * 1986-10-16 1989-06-13 Siemens Aktiengesellschaft Method and apparatus for establishing a system clock in response to the level of one of two clock signal sources
US4943984A (en) * 1988-06-24 1990-07-24 International Business Machines Corporation Data processing system parallel data bus having a single oscillator clocking apparatus
US4985828A (en) * 1987-03-19 1991-01-15 Hitachi, Ltd. Method and apparatus for generating a real address multiple virtual address spaces of a storage
US5177375A (en) * 1989-12-28 1993-01-05 Mitsubishi Denki Kabushiki Kaisha Power on reset circuit for semiconductor integrated circuit device
US5206946A (en) * 1989-10-27 1993-04-27 Sand Technology Systems Development, Inc. Apparatus using converters, multiplexer and two latches to convert SCSI data into serial data and vice versa
US5214747A (en) * 1990-12-24 1993-05-25 Eastman Kodak Company Segmented neural network with daisy chain control
US5287531A (en) * 1990-10-31 1994-02-15 Compaq Computer Corp. Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system
US5387911A (en) * 1992-02-21 1995-02-07 Gleichert; Marc C. Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver
US5394535A (en) * 1989-04-21 1995-02-28 Nec Corporation Memory access control circuit with automatic access mode determination circuitry with read-modify-write and write-per-bit operations
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
US5592632A (en) * 1991-11-05 1997-01-07 Monolithic System Technology, Inc. Defect tolerant integrated circuit subsystem for communication between a module and a bus controller in a wafer-scale integrated circuit system
US5611055A (en) * 1994-09-27 1997-03-11 Novalink Technologies Method and apparatus for implementing a PCMCIA auxiliary port connector for selectively communicating with peripheral devices
US5627963A (en) * 1992-04-30 1997-05-06 International Business Machines Corporation Redundant read bus for correcting defective columns in a cache memory
US5629685A (en) * 1995-02-23 1997-05-13 International Business Machines Corporation Segmentable addressable modular communication network hubs
US5661677A (en) * 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
US5764155A (en) * 1996-04-03 1998-06-09 General Electric Company Dynamic data exchange server
US5870325A (en) * 1998-04-14 1999-02-09 Silicon Graphics, Inc. Memory system with multiple addressing and control busses
US5872996A (en) * 1992-03-06 1999-02-16 Rambus, Inc. Method and apparatus for transmitting memory requests by transmitting portions of count data in adjacent words of a packet
US5926838A (en) * 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
US5928343A (en) * 1990-04-18 1999-07-27 Rambus Inc. Memory module having memory devices containing internal device ID registers and method of initializing same
US5930273A (en) * 1996-04-18 1999-07-27 Oki Electric Industry Co., Ltd. STM-N signal error correction coding system and method
US6038132A (en) * 1996-12-06 2000-03-14 Mitsubishi Denki Kabushiki Kaisha Memory module
US6049476A (en) * 1995-05-15 2000-04-11 Silicon Graphics, Inc. High memory capacity DIMM with data and state memory
US6076158A (en) * 1990-06-29 2000-06-13 Digital Equipment Corporation Branch prediction in high-performance processor
US6096091A (en) * 1998-02-24 2000-08-01 Advanced Micro Devices, Inc. Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip
US6170059B1 (en) * 1998-07-10 2001-01-02 International Business Machines Corporation Tracking memory modules within a computer system
US6170047B1 (en) * 1994-11-16 2001-01-02 Interactive Silicon, Inc. System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities
US6173382B1 (en) * 1998-04-28 2001-01-09 International Business Machines Corporation Dynamic configuration of memory module using modified presence detect data
US6215686B1 (en) * 1999-02-09 2001-04-10 Silicon Graphics, Inc. Memory system with switching for data isolation
US6219288B1 (en) * 2000-03-03 2001-04-17 International Business Machines Corporation Memory having user programmable AC timings
US20010003839A1 (en) * 1999-12-09 2001-06-14 Hidetoshi Kondo Data access method in the network system and the network system
US6260127B1 (en) * 1998-07-13 2001-07-10 Compaq Computer Corporation Method and apparatus for supporting heterogeneous memory in computer systems
US6262493B1 (en) * 1999-10-08 2001-07-17 Sun Microsystems, Inc. Providing standby power to field replaceable units for electronic systems
US6338113B1 (en) * 1998-06-10 2002-01-08 Mitsubishi Denki Kabushiki Kaisha Memory module system having multiple memory modules
US20020019926A1 (en) * 1997-12-17 2002-02-14 Huppenthal Jon M. Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
US20020038405A1 (en) * 1998-09-30 2002-03-28 Michael W. Leddige Method and apparatus for implementing multiple memory buses on a memory module
US6370631B1 (en) * 1994-11-16 2002-04-09 Interactive Silicon, Inc. Memory controller including compression/decompression capabilities for improved data access
US6378018B1 (en) * 1997-10-10 2002-04-23 Intel Corporation Memory device and system including a low power interface
US6393528B1 (en) * 1999-06-30 2002-05-21 International Business Machines Corporation Optimized cache allocation algorithm for multiple speculative requests
US20020083255A1 (en) * 2000-12-22 2002-06-27 Roy Greeff Method and apparatus using switches for point to point bus operation
US20020103988A1 (en) * 1996-12-18 2002-08-01 Pascal Dornier Microprocessor with integrated interfaces to system memory and multiplexed input/output bus
US20020112119A1 (en) * 1998-02-13 2002-08-15 Intel Corporation Dual-port buffer-to-memory interface
US20020112194A1 (en) * 2000-12-15 2002-08-15 Uzelac Lawrence S. Clock phase generator
US6507888B2 (en) * 2001-01-03 2003-01-14 Leadtek Research Inc. SDR and DDR conversion device and associated interface card, main board and memory module interface
US6510100B2 (en) * 2000-12-04 2003-01-21 International Business Machines Corporation Synchronous memory modules and memory systems with selectable clock termination
US6513091B1 (en) * 1999-11-12 2003-01-28 International Business Machines Corporation Data routing using status-response signals
US20030033364A1 (en) * 2001-08-10 2003-02-13 Garnett Paul J. Interfacing computer modules
US6532525B1 (en) * 2000-09-29 2003-03-11 Ati Technologies, Inc. Method and apparatus for accessing memory
US20030056183A1 (en) * 1999-01-26 2003-03-20 Munenori Kobayashi Scan test circuit, and semiconductor integrated circuit including the circuit
US6546359B1 (en) * 2000-04-24 2003-04-08 Sun Microsystems, Inc. Method and apparatus for multiplexing hardware performance indicators
US6549971B1 (en) * 1999-08-26 2003-04-15 International Business Machines Corporation Cascaded differential receiver circuit
US6553450B1 (en) * 2000-09-18 2003-04-22 Intel Corporation Buffer to multiply memory interface
US6557069B1 (en) * 1999-11-12 2003-04-29 International Business Machines Corporation Processor-memory bus architecture for supporting multiple processors
US20030084309A1 (en) * 2001-10-22 2003-05-01 Sun Microsystems, Inc. Stream processor with cryptographic co-processor
US6564329B1 (en) * 1999-03-16 2003-05-13 Linkup Systems Corporation System and method for dynamic clock generation
US20030090879A1 (en) * 2001-06-14 2003-05-15 Doblar Drew G. Dual inline memory module
US20030118044A1 (en) * 2001-12-21 2003-06-26 International Business Machines Corporation Queue scheduling mechanism in a data packet transmission system
US6601121B2 (en) * 1999-12-29 2003-07-29 Intel Corporation Quad pumped bus architecture and protocol
US6611902B2 (en) * 2000-11-13 2003-08-26 Matsushita Electric Industrial Co., Ltd. Information processor and information processing method
US20040006674A1 (en) * 2002-07-05 2004-01-08 Hargis Jeff G. System and method for multi-modal memory controller system operation
US6678811B2 (en) * 2001-04-07 2004-01-13 Hewlett-Packard Development Company, L.P. Memory controller with 1X/MX write capability
US6697919B2 (en) * 2000-06-10 2004-02-24 Hewlett-Packard Development Company, L.P. System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system
US6704842B1 (en) * 2000-04-12 2004-03-09 Hewlett-Packard Development Company, L.P. Multi-processor system with proactive speculative data transfer
US20040049723A1 (en) * 2002-09-02 2004-03-11 Teruhisa Obara Semiconductor integrated circuit with a test circuit
US6721944B2 (en) * 2000-05-31 2004-04-13 Sun Microsystems, Inc. Marking memory elements based upon usage of accessed information during speculative execution
US6738836B1 (en) * 2000-08-31 2004-05-18 Hewlett-Packard Development Company, L.P. Scalable efficient I/O port protocol
US20040117588A1 (en) * 2002-12-12 2004-06-17 International Business Machines Corporation Access request for a data processing system having no system memory
US20040128474A1 (en) * 2000-10-09 2004-07-01 Martin Vorbach Method and device
US6766389B2 (en) * 2001-05-18 2004-07-20 Broadcom Corporation System on a chip for networking
US6775747B2 (en) * 2002-01-03 2004-08-10 Intel Corporation System and method for performing page table walks on speculative software prefetch operations
US6839393B1 (en) * 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US20050023560A1 (en) * 2003-07-28 2005-02-03 Ahn Young-Man Memory module test system
US20050050255A1 (en) * 2003-08-28 2005-03-03 Jeddeloh Joseph M. Multiple processor system and method including multiple memory hub modules
US20050050237A1 (en) * 2003-08-28 2005-03-03 Jeddeloh Joseph M. Memory module and method having on-board data search capabilities and processor-based system using such memory modules
US20050066136A1 (en) * 2003-09-18 2005-03-24 Schnepper Randy L. Memory hub with integrated non-volatile memory
US6877078B2 (en) * 2000-04-06 2005-04-05 Hitachi, Ltd. Information processing system with memory element performance-dependent memory control
US6877076B1 (en) * 2000-09-20 2005-04-05 Broadcom Corporation Memory controller with programmable configuration
US20050080581A1 (en) * 2003-09-22 2005-04-14 David Zimmerman Built-in self test for memory interconnect testing
US6889284B1 (en) * 1999-10-19 2005-05-03 Intel Corporation Method and apparatus for supporting SDRAM memory
US20050097249A1 (en) * 2003-11-04 2005-05-05 Oberlin William L. Memory systems and methods
US20050120157A1 (en) * 2003-12-02 2005-06-02 Super Talent Electronics Inc. USB Smart Switch with Packet Re-Ordering for Interleaving among Multiple Flash-Memory Endpoints Aggregated as a Single Virtual USB Endpoint
US20050125702A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including device controller-based device use evaluation and power-state control
US20050125703A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including local bounding of device group power consumption
US20050144399A1 (en) * 2003-12-24 2005-06-30 Nec Corporation Multiprocessor system, and consistency control device and consistency control method in multiprocessor system
US20070005922A1 (en) * 2005-06-30 2007-01-04 Swaminathan Muthukumar P Fully buffered DIMM variable read latency

Family Cites Families (300)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US676389A (en) * 1900-10-20 1901-06-11 American Tool Works Co Radial drill.
NL220449A (en) 1956-09-04
US3333253A (en) 1965-02-01 1967-07-25 Ibm Serial-to-parallel and parallel-toserial buffer-converter using a core matrix
US3395400A (en) 1966-04-26 1968-07-30 Bell Telephone Labor Inc Serial to parallel data converter
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
US4472780A (en) 1981-09-28 1984-09-18 The Boeing Company Fly-by-wire lateral control system
US4475194A (en) 1982-03-30 1984-10-02 International Business Machines Corporation Dynamic replacement of defective memory words
US4641263A (en) 1982-05-17 1987-02-03 Digital Associates Corporation Controller system or emulating local parallel minicomputer/printer interface and transferring serial data to remote line printer
US4479214A (en) 1982-06-16 1984-10-23 International Business Machines Corporation System for updating error map of fault tolerant memory
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
JPS59153353A (en) 1983-02-22 1984-09-01 Nec Corp Data transmission system
US4704717A (en) * 1986-07-22 1987-11-03 Prime Computer, Inc. Receive message processor for a solicited message packet transfer system
US4782487A (en) 1987-05-15 1988-11-01 Digital Equipment Corporation Memory test method and apparatus
US4964129A (en) 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. Memory controller with error logging
US4964130A (en) 1988-12-21 1990-10-16 Bull Hn Information Systems Inc. System for determining status of errors in a memory subsystem
EP0386506A3 (en) 1989-03-06 1991-09-25 International Business Machines Corporation Low cost symbol error correction coding and decoding
US5053947A (en) 1989-09-29 1991-10-01 Allegro Microsystems, Inc. Extended multistation bus system and method
US5279813A (en) 1989-10-26 1994-01-18 Colgate-Palmolive Company Plaque inhibition with antiplaque oral composition dispensed from container having polymeric material in contact and compatible with the composition
US5517626A (en) 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
GB2246494B (en) 1990-05-25 1994-08-31 Silicon Systems Inc Method and apparatus for serial communications
CA2045789A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
US5530941A (en) 1990-08-06 1996-06-25 Ncr Corporation System and method for prefetching data from a main computer memory into a cache memory
US5357621A (en) 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
JP2999845B2 (en) 1991-04-25 2000-01-17 沖電気工業株式会社 Double speed control method for serial access memory
FR2683924B1 (en) * 1991-11-18 1997-01-03 Bull Sa INTEGRATED MEMORY, ITS MANAGEMENT METHOD AND RESULTING COMPUTER SYSTEM.
US5347270A (en) * 1991-12-27 1994-09-13 Mitsubishi Denki Kabushiki Kaisha Method of testing switches and switching circuit
US5375127A (en) 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US5265212A (en) 1992-04-01 1993-11-23 Digital Equipment Corporation Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
US5270964A (en) 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
US5410545A (en) 1992-07-28 1995-04-25 Digital Equipment Corporation Long-term storage of controller performance
US5594925A (en) 1993-01-05 1997-01-14 Texas Instruments Incorporated Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
US5544309A (en) 1993-04-22 1996-08-06 International Business Machines Corporation Data processing system with modified planar for boundary scan diagnostics
US5531135A (en) * 1993-06-11 1996-07-02 Volkswagon Ag Pedal arrangement for a motor vehicle
JP3489147B2 (en) 1993-09-20 2004-01-19 株式会社日立製作所 Data transfer method
KR100253473B1 (en) 1993-10-12 2000-04-15 모리시타 요이찌 Scrambling apparatus, descrambling apparatus and scramble transmission apparatus
SE502576C2 (en) 1993-11-26 1995-11-13 Ellemtel Utvecklings Ab Fault tolerant queuing system
US5845310A (en) * 1993-12-15 1998-12-01 Hewlett-Packard Co. System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses
US5822749A (en) 1994-07-12 1998-10-13 Sybase, Inc. Database system with methods for improving query performance with cache optimization strategies
JPH0887451A (en) 1994-09-09 1996-04-02 Internatl Business Mach Corp <Ibm> Method for control of address conversion and address conversion manager
US5475690A (en) 1994-11-10 1995-12-12 Digital Equipment Corporation Delay compensated signal propagation
JP3467880B2 (en) 1994-12-26 2003-11-17 ソニー株式会社 Clock signal generator
US5881154A (en) 1995-01-17 1999-03-09 Kokusai Denshin Denwa Co., Ltd. Data scramble transmission system
US6446224B1 (en) 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US5546023A (en) 1995-06-26 1996-08-13 Intel Corporation Daisy chained clock distribution scheme
US5852617A (en) 1995-12-08 1998-12-22 Samsung Electronics Co., Ltd. Jtag testing of buses using plug-in cards with Jtag logic mounted thereon
US5754804A (en) 1996-01-30 1998-05-19 International Business Machines Corporation Method and system for managing system bus communications in a data processing system
JPH09231130A (en) 1996-02-26 1997-09-05 Mitsubishi Electric Corp Micro computer
US5917760A (en) 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
US5930359A (en) 1996-09-23 1999-07-27 Motorola, Inc. Cascadable content addressable memory and system
US5870320A (en) 1997-06-23 1999-02-09 Sun Microsystems, Inc. Method for reducing a computational result to the range boundaries of a signed 16-bit integer in case of overflow
US6138213A (en) * 1997-06-27 2000-10-24 Advanced Micro Devices, Inc. Cache including a prefetch way for storing prefetch cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
US6292903B1 (en) * 1997-07-09 2001-09-18 International Business Machines Corporation Smart memory interface
US6011732A (en) 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6128746A (en) 1997-08-26 2000-10-03 International Business Machines Corporation Continuously powered mainstore for large memory subsystems
US6230236B1 (en) 1997-08-28 2001-05-08 Nortel Networks Corporation Content addressable memory system with cascaded memories and self timed signals
JP3445476B2 (en) 1997-10-02 2003-09-08 株式会社東芝 Semiconductor memory system
US6347354B1 (en) * 1997-10-10 2002-02-12 Rambus Incorporated Apparatus and method for maximizing information transfers over limited interconnect resources
US6085276A (en) 1997-10-24 2000-07-04 Compaq Computers Corporation Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies
US6851036B1 (en) 1997-11-06 2005-02-01 Renesas Technology Corp. Method and apparatus for controlling external devices through address translation buffer
US5973591A (en) 1997-11-19 1999-10-26 Schwartz; David Electronic signaling system
US5917780A (en) * 1997-12-03 1999-06-29 Daniel Robbins Watch having a multiplicity of band attachment positions and wristband for use therewith
US6018817A (en) 1997-12-03 2000-01-25 International Business Machines Corporation Error correcting code retrofit method and apparatus for multiple memory configurations
US5995988A (en) * 1997-12-04 1999-11-30 Xilinx, Inc. Configurable parallel and bit serial load apparatus
AU1798999A (en) 1997-12-05 1999-06-28 Intel Corporation Memory system including a memory module having a memory module controller
US6145028A (en) 1997-12-11 2000-11-07 Ncr Corporation Enhanced multi-pathing to an array of storage devices
US5987555A (en) 1997-12-22 1999-11-16 Compaq Computer Corporation Dynamic delayed transaction discard counter in a bus bridge of a computer system
US5995998A (en) 1998-01-23 1999-11-30 Sun Microsystems, Inc. Method, apparatus and computer program product for locking interrelated data structures in a multi-threaded computing environment
US6044483A (en) 1998-01-29 2000-03-28 International Business Machines Corporation Error propagation operating mode for error correcting code retrofit apparatus
US6198304B1 (en) 1998-02-23 2001-03-06 Xilinx, Inc. Programmable logic device
US6185718B1 (en) 1998-02-27 2001-02-06 International Business Machines Corporation Memory card design with parity and ECC for non-parity and non-ECC systems
US5959914A (en) 1998-03-27 1999-09-28 Lsi Logic Corporation Memory controller with error correction memory test application
US6643745B1 (en) 1998-03-31 2003-11-04 Intel Corporation Method and apparatus for prefetching data into cache
US6003121A (en) 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
US6216247B1 (en) 1998-05-29 2001-04-10 Intel Corporation 32-bit mode for a 64-bit ECC capable memory subsystem
DE69817333T2 (en) 1998-06-05 2004-06-09 International Business Machines Corp. Method and device for loading command codes into a memory and for connecting these command codes
DE69910900T2 (en) 1998-06-08 2004-07-22 Texas Instruments Inc., Dallas Data processing for transmission of serial and parallel data
US6505305B1 (en) 1998-07-16 2003-01-07 Compaq Information Technologies Group, L.P. Fail-over of multiple memory blocks in multiple memory modules in computer system
US6021076A (en) 1998-07-16 2000-02-01 Rambus Inc Apparatus and method for thermal regulation in memory subsystems
US6496540B1 (en) 1998-07-22 2002-12-17 International Business Machines Corporation Transformation of parallel interface into coded format with preservation of baud-rate
US6158040A (en) 1998-07-29 2000-12-05 Neomagic Corp. Rotated data-aligmnent in wade embedded DRAM for page-mode column ECC in a DVD controller
US6272609B1 (en) 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
JP4083302B2 (en) 1998-08-12 2008-04-30 株式会社東芝 Video scrambling / descrambling device
US5995405A (en) 1998-10-27 1999-11-30 Micron Technology, Inc. Memory module with flexible serial presence detect configuration
US6226729B1 (en) 1998-11-03 2001-05-01 Intel Corporation Method and apparatus for configuring and initializing a memory device and a memory channel
US6442698B2 (en) 1998-11-04 2002-08-27 Intel Corporation Method and apparatus for power management in a memory subsystem
US6233639B1 (en) 1999-01-04 2001-05-15 International Business Machines Corporation Memory card utilizing two wire bus
US6349390B1 (en) 1999-01-04 2002-02-19 International Business Machines Corporation On-board scrubbing of soft errors memory module
US6357018B1 (en) 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
JP3484093B2 (en) 1999-02-01 2004-01-06 インターナショナル・ビジネス・マシーンズ・コーポレーション Associative memory
US6341315B1 (en) 1999-02-26 2002-01-22 Crossroads Systems, Inc. Streaming method and system for fiber channel network devices
US6460107B1 (en) * 1999-04-29 2002-10-01 Intel Corporation Integrated real-time performance monitoring facility
JP3512678B2 (en) 1999-05-27 2004-03-31 富士通株式会社 Cache memory control device and computer system
US6507592B1 (en) * 1999-07-08 2003-01-14 Cisco Cable Products And Solutions A/S (Av) Apparatus and a method for two-way data communication
US6425044B1 (en) 1999-07-13 2002-07-23 Micron Technology, Inc. Apparatus for providing fast memory decode using a bank conflict table
US7017020B2 (en) * 1999-07-16 2006-03-21 Broadcom Corporation Apparatus and method for optimizing access to memory
US6792495B1 (en) 1999-07-27 2004-09-14 Intel Corporation Transaction scheduling for a bus system
US7155016B1 (en) 1999-08-20 2006-12-26 Paradyne Corporation Communication device and method for using non-self-synchronizing scrambling in a communication system
US6594713B1 (en) 1999-09-10 2003-07-15 Texas Instruments Incorporated Hub interface unit and application unit interfaces for expanded direct memory access processor
US6484271B1 (en) 1999-09-16 2002-11-19 Koninklijke Philips Electronics N.V. Memory redundancy techniques
US6393512B1 (en) 1999-09-27 2002-05-21 Ati International Srl Circuit and method for detecting bank conflicts in accessing adjacent banks
US6467013B1 (en) 1999-09-30 2002-10-15 Intel Corporation Memory transceiver to couple an additional memory channel to an existing memory channel
US6493843B1 (en) 1999-10-28 2002-12-10 Hewlett-Packard Company Chipkill for a low end server or workstation
US6584576B1 (en) 1999-11-12 2003-06-24 Kingston Technology Corporation Memory system using complementary delay elements to reduce rambus module timing skew
US6526469B1 (en) 1999-11-12 2003-02-25 International Business Machines Corporation Bus architecture employing varying width uni-directional command bus
US6601149B1 (en) * 1999-12-14 2003-07-29 International Business Machines Corporation Memory transaction monitoring system and user interface
US6487627B1 (en) 1999-12-22 2002-11-26 Intel Corporation Method and apparatus to manage digital bus traffic
US6307789B1 (en) * 1999-12-28 2001-10-23 Intel Corporation Scratchpad memory
US6499090B1 (en) * 1999-12-28 2002-12-24 Intel Corporation Prioritized bus request scheduling mechanism for processing devices
US6408398B1 (en) 1999-12-29 2002-06-18 Intel Corporation Method and apparatus for detecting time domains on a communication channel
KR100575864B1 (en) 1999-12-30 2006-05-03 주식회사 하이닉스반도체 Rambus dram
US6910146B2 (en) 1999-12-31 2005-06-21 Intel Corporation Method and apparatus for improving timing margin in an integrated circuit as determined from recorded pass/fail indications for relative phase settings
US7266634B2 (en) 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6845472B2 (en) 2000-01-25 2005-01-18 Hewlett-Packard Development Company, L.P. Memory sub-system error cleansing
KR20020091116A (en) 2000-03-08 2002-12-05 선 마이크로시스템즈, 인코포레이티드 VLIW Computer Processing Architecture with On-chip Dynamic RAM
JP4569913B2 (en) 2000-03-10 2010-10-27 エルピーダメモリ株式会社 Memory module
US7269765B1 (en) 2000-04-13 2007-09-11 Micron Technology, Inc. Method and apparatus for storing failing part locations in a module
JP2001297535A (en) 2000-04-14 2001-10-26 Sony Corp Data recording method, data recording device, data reproducing method, data reproducing device and recording medium
US7039755B1 (en) 2000-05-31 2006-05-02 Advanced Micro Devices, Inc. Method and apparatus for powering down the CPU/memory controller complex while preserving the self refresh state of memory in the system
US6461013B1 (en) 2000-06-02 2002-10-08 Richard L. Simon Door knob lighting assembly
US6748518B1 (en) 2000-06-06 2004-06-08 International Business Machines Corporation Multi-level multiprocessor speculation mechanism
US6622217B2 (en) 2000-06-10 2003-09-16 Hewlett-Packard Development Company, L.P. Cache coherence protocol engine system and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system
US6415376B1 (en) 2000-06-16 2002-07-02 Conexant Sytems, Inc. Apparatus and method for issue grouping of instructions in a VLIW processor
US6791555B1 (en) 2000-06-23 2004-09-14 Micron Technology, Inc. Apparatus and method for distributed memory control in a graphics processing system
US6611905B1 (en) * 2000-06-29 2003-08-26 International Business Machines Corporation Memory interface with programable clock to output time based on wide range of receiver loads
US6587112B1 (en) * 2000-07-10 2003-07-01 Hewlett-Packard Development Company, L.P. Window copy-swap using multi-buffer hardware support
US6446174B1 (en) 2000-07-11 2002-09-03 Intel Corporation Computer system with dram bus
US6977979B1 (en) 2000-08-31 2005-12-20 Hewlett-Packard Development Company, L.P. Enhanced clock forwarding data recovery
US6487102B1 (en) 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6317352B1 (en) 2000-09-18 2001-11-13 Intel Corporation Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
US6625687B1 (en) 2000-09-18 2003-09-23 Intel Corporation Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US7068683B1 (en) * 2000-10-25 2006-06-27 Qualcomm, Incorporated Method and apparatus for high rate packet data and low delay data transmissions
US6636875B1 (en) 2000-10-25 2003-10-21 International Business Machines Corporation System and method for synchronizing related data elements in disparate storage systems
US6285172B1 (en) 2000-11-13 2001-09-04 Texas Instruments Incorporated Digital phase-locked loop circuit with reduced phase jitter frequency
US6898726B1 (en) 2000-11-15 2005-05-24 Micron Technology, Inc. Memory system that sets a predetermined phase relationship between read and write clock signals at a bus midpoint for a plurality of spaced device locations
US6978419B1 (en) 2000-11-15 2005-12-20 Justsystem Corporation Method and apparatus for efficient identification of duplicate and near-duplicate documents and text spans using high-discriminability text fragments
US6590827B2 (en) * 2000-11-21 2003-07-08 Via Technologies, Inc. Clock device for supporting multiplicity of memory module types
US6993612B2 (en) 2000-12-07 2006-01-31 Micron Technology, Inc. Arbitration method for a source strobed bus
US6751684B2 (en) * 2000-12-21 2004-06-15 Jonathan M. Owen System and method of allocating bandwidth to a plurality of devices interconnected by a plurality of point-to-point communication links
US6622227B2 (en) 2000-12-27 2003-09-16 Intel Corporation Method and apparatus for utilizing write buffers in memory control/interface
US6493250B2 (en) 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
US6832329B2 (en) 2001-02-08 2004-12-14 International Business Machines Corporation Cache thresholding method, apparatus, and program for predictive reporting of array bit line or driver failures
JP3888070B2 (en) 2001-02-23 2007-02-28 株式会社ルネサステクノロジ Logic circuit module having power consumption control interface and storage medium storing the module
US6445624B1 (en) 2001-02-23 2002-09-03 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
US20020124201A1 (en) 2001-03-01 2002-09-05 International Business Machines Corporation Method and system for log repair action handling on a logically partitioned multiprocessing system
US6754762B1 (en) * 2001-03-05 2004-06-22 Honeywell International Inc. Redundant bus switching
US6874102B2 (en) 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US6658523B2 (en) 2001-03-13 2003-12-02 Micron Technology, Inc. System latency levelization for read data
US6882082B2 (en) * 2001-03-13 2005-04-19 Micron Technology, Inc. Memory repeater
US6625702B2 (en) 2001-04-07 2003-09-23 Hewlett-Packard Development Company, L.P. Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices
US6721185B2 (en) 2001-05-01 2004-04-13 Sun Microsystems, Inc. Memory module having balanced data I/O contacts pads
US6779075B2 (en) 2001-05-15 2004-08-17 Leadtek Research Inc. DDR and QDR converter and interface card, motherboard and memory module interface using the same
US20030051055A1 (en) 2001-06-04 2003-03-13 Nct Group, Inc. System and method for modifying a data stream using element parsing
US6760817B2 (en) 2001-06-21 2004-07-06 International Business Machines Corporation Method and system for prefetching utilizing memory initiated prefetch write operations
US6681292B2 (en) 2001-08-27 2004-01-20 Intel Corporation Distributed read and write caching implementation for optimized input/output applications
US20040098549A1 (en) 2001-10-04 2004-05-20 Dorst Jeffrey R. Apparatus and methods for programmable interfaces in memory controllers
US6965952B2 (en) * 2001-10-15 2005-11-15 Intel Corporation Bus framer
US6594748B1 (en) 2001-11-09 2003-07-15 Lsi Logic Corporation Methods and structure for pipelined read return control in a shared RAM controller
DE10155449A1 (en) 2001-11-12 2003-05-28 Infineon Technologies Ag Memory reconfiguration method
US6675280B2 (en) * 2001-11-30 2004-01-06 Intel Corporation Method and apparatus for identifying candidate virtual addresses in a content-aware prefetcher
JP4063533B2 (en) 2001-12-10 2008-03-19 日本碍子株式会社 Flexible wiring board
US6792516B2 (en) 2001-12-28 2004-09-14 Intel Corporation Memory arbiter with intelligent page gathering logic
US6925534B2 (en) 2001-12-31 2005-08-02 Intel Corporation Distributed memory module cache prefetch
US6865646B2 (en) 2001-12-31 2005-03-08 Intel Corporation Segmented distributed memory module cache
US7389387B2 (en) 2001-12-31 2008-06-17 Intel Corporation Distributed memory module cache writeback
US6799241B2 (en) 2002-01-03 2004-09-28 Intel Corporation Method for dynamically adjusting a memory page closing policy
KR100454126B1 (en) 2002-01-15 2004-10-26 삼성전자주식회사 Information processing system with separated clock line structure
US7227949B2 (en) 2002-01-31 2007-06-05 Texas Instruments Incorporated Separate self-synchronizing packet-based scrambler having replay variation
JP3925234B2 (en) * 2002-02-18 2007-06-06 ソニー株式会社 Data communication system, data communication management device and method, and computer program
GB2386441B (en) 2002-03-12 2006-09-27 Advanced Risc Mach Ltd Bus interface selection by page table attributes
US7000077B2 (en) * 2002-03-14 2006-02-14 Intel Corporation Device/host coordinated prefetching storage system
US6918068B2 (en) 2002-04-08 2005-07-12 Harris Corporation Fault-tolerant communications system and associated methods
DE10215362A1 (en) 2002-04-08 2003-10-30 Infineon Technologies Ag Integrated memory with a memory cell array with several memory banks and circuit arrangement with an integrated memory
US6948091B2 (en) 2002-05-02 2005-09-20 Honeywell International Inc. High integrity recovery from multi-bit data failures
TWI381676B (en) * 2002-05-10 2013-01-01 Interdigital Tech Corp Transmitting apparatus and method thereof
US7376146B2 (en) * 2002-05-16 2008-05-20 Intel Corporation Bus conversion device, system and method
US6807650B2 (en) 2002-06-03 2004-10-19 International Business Machines Corporation DDR-II driver impedance adjustment control algorithm and interface circuits
US7133972B2 (en) 2002-06-07 2006-11-07 Micron Technology, Inc. Memory hub with internal cache and/or memory access prediction
US7203318B2 (en) 2002-06-17 2007-04-10 M/A-Com Private Radio Systems, Inc. Secure transmission system for a digital trunked radio system
TW559694B (en) 2002-06-21 2003-11-01 Via Tech Inc Method and system of calibrating the control delay time
US7212548B2 (en) * 2002-06-21 2007-05-01 Adtran, Inc. Multiple T1 channel inverse multiplexing method and apparatus
WO2004000944A1 (en) 2002-06-21 2003-12-31 Hymo Corporation Water-soluble polymer dispersion, process for producing the same and method of use therefor
US6832286B2 (en) 2002-06-25 2004-12-14 Hewlett-Packard Development Company, L.P. Memory auto-precharge
US7047384B2 (en) 2002-06-27 2006-05-16 Intel Corporation Method and apparatus for dynamic timing of memory interface signals
US6996766B2 (en) 2002-06-28 2006-02-07 Sun Microsystems, Inc. Error detection/correction code which detects and corrects a first failing component and optionally a second failing component
US6741096B2 (en) 2002-07-02 2004-05-25 Lsi Logic Corporation Structure and methods for measurement of arbitration performance
JP4159415B2 (en) 2002-08-23 2008-10-01 エルピーダメモリ株式会社 Memory module and memory system
WO2004017559A1 (en) * 2002-08-16 2004-02-26 Thomson Licensing S.A. Download optimization in the presence of multicast data
US6820181B2 (en) * 2002-08-29 2004-11-16 Micron Technology, Inc. Method and system for controlling memory accesses to memory modules having a memory hub architecture
KR20040021485A (en) 2002-09-04 2004-03-10 삼성전자주식회사 Memory control apparatus and method of controlling memory access capable of selecting page mode in order to reduce memory access time
US20040054864A1 (en) 2002-09-13 2004-03-18 Jameson Neil Andrew Memory controller
US20040078615A1 (en) * 2002-10-17 2004-04-22 Intel Corporation (A Delaware Corporation) Multi-module system, distribution circuit and their methods of operation
DE10248672B4 (en) * 2002-10-18 2016-02-11 Robert Bosch Gmbh Method for transmitting data on a bus
US7313583B2 (en) 2002-10-22 2007-12-25 Broadcom Corporation Galois field arithmetic unit for use within a processor
US6963516B2 (en) 2002-11-27 2005-11-08 International Business Machines Corporation Dynamic optimization of latency and bandwidth on DRAM interfaces
US6996639B2 (en) 2002-12-10 2006-02-07 Intel Corporation Configurably prefetching head-of-queue from ring buffers
US7093076B2 (en) 2002-12-12 2006-08-15 Samsung Electronics, Co., Ltd. Memory system having two-way ring topology and memory device and memory module for ring-topology memory system
US6978416B2 (en) 2002-12-19 2005-12-20 International Business Machines Corporation Error correction with low latency for bus structures
US6944084B2 (en) 2002-12-31 2005-09-13 Intel Corporation Memory system that measures power consumption
US6879468B2 (en) 2003-01-08 2005-04-12 Shin-Etsu Chemical Co., Ltd. Magnetic head actuator having an improved microactuator oscillatably supported by metallic micro-beams
US7308524B2 (en) 2003-01-13 2007-12-11 Silicon Pipe, Inc Memory chain
US7047370B1 (en) 2003-01-14 2006-05-16 Cisco Technology, Inc. Full access to memory interfaces via remote request
US7096407B2 (en) 2003-02-18 2006-08-22 Hewlett-Packard Development Company, L.P. Technique for implementing chipkill in a memory system
US7216276B1 (en) * 2003-02-27 2007-05-08 Marvell International Ltd. Apparatus and method for testing and debugging an integrated circuit
US6922658B2 (en) 2003-03-31 2005-07-26 International Business Machines Corporation Method and system for testing the validity of shared data in a multiprocessing system
US7234099B2 (en) 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US7086949B2 (en) 2003-05-08 2006-08-08 Logitech Europe S.A. Convertible single-turn to multi-turn gaming steering wheel utilizing sliding stops
CN100444141C (en) 2003-05-13 2008-12-17 先进微装置公司 System including a host connected to a plurality of memory modules via a serial memory interconnet
US7320100B2 (en) 2003-05-20 2008-01-15 Cray Inc. Apparatus and method for memory with bit swapping on the fly and testing
TW200427224A (en) 2003-05-21 2004-12-01 Myson Century Inc Clock multiplier
US7127629B2 (en) 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
US7165153B2 (en) 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
US7428644B2 (en) 2003-06-20 2008-09-23 Micron Technology, Inc. System and method for selective memory module power management
US7260685B2 (en) 2003-06-20 2007-08-21 Micron Technology, Inc. Memory hub and access method having internal prefetch buffers
DE10330812B4 (en) 2003-07-08 2006-07-06 Infineon Technologies Ag Semiconductor memory module
US20050022091A1 (en) 2003-07-21 2005-01-27 Holman Thomas J. Method, system, and apparatus for adjacent-symbol error correction and detection code
CN1272712C (en) * 2003-07-23 2006-08-30 威盛电子股份有限公司 Method for determining delay time written into memry and its device
US7844801B2 (en) 2003-07-31 2010-11-30 Intel Corporation Method and apparatus for affinity-guided speculative helper threads in chip multiprocessors
DE10335978B4 (en) 2003-08-06 2006-02-16 Infineon Technologies Ag Hub module for connecting one or more memory modules
US7210059B2 (en) 2003-08-19 2007-04-24 Micron Technology, Inc. System and method for on-board diagnostics of memory modules
US7197594B2 (en) 2003-09-23 2007-03-27 Infineon Technologies Flash Gmbh & Co. Kg Circuit, system and method for encoding data to be stored on a non-volatile memory array
US7124329B2 (en) 2003-09-26 2006-10-17 International Business Machines Corporation Implementing memory failure analysis in a data processing system
US7334159B1 (en) 2003-09-29 2008-02-19 Rockwell Automation Technologies, Inc. Self-testing RAM system and method
US7386765B2 (en) 2003-09-29 2008-06-10 Intel Corporation Memory device having error checking and correction
US20050071707A1 (en) 2003-09-30 2005-03-31 Hampel Craig E. Integrated circuit with bi-modal data strobe
US7139965B2 (en) 2003-10-08 2006-11-21 Hewlett-Packard Development Company, L.P. Bus device that concurrently synchronizes source synchronous data while performing error detection and correction
US7433258B2 (en) 2003-10-10 2008-10-07 Datasecure Llc. Posted precharge and multiple open-page RAM architecture
US7779212B2 (en) * 2003-10-17 2010-08-17 Micron Technology, Inc. Method and apparatus for sending data from multiple sources over a communications bus
US7120743B2 (en) * 2003-10-20 2006-10-10 Micron Technology, Inc. Arbitration system and method for memory responses in a hub-based memory system
US20050086424A1 (en) 2003-10-21 2005-04-21 Infineon Technologies North America Corp. Well-matched echo clock in memory system
US7234070B2 (en) 2003-10-27 2007-06-19 Micron Technology, Inc. System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
US7177211B2 (en) 2003-11-13 2007-02-13 Intel Corporation Memory channel test fixture and method
US7447953B2 (en) * 2003-11-14 2008-11-04 Intel Corporation Lane testing with variable mapping
US7206962B2 (en) 2003-11-25 2007-04-17 International Business Machines Corporation High reliability memory subsystem using data error correcting code symbol sliced command repowering
US20050138267A1 (en) 2003-12-23 2005-06-23 Bains Kuljit S. Integral memory buffer and serial presence detect capability for fully-buffered memory modules
US7171591B2 (en) 2003-12-23 2007-01-30 International Business Machines Corporation Method and apparatus for encoding special uncorrectable errors in an error correction code
TWI237767B (en) 2003-12-23 2005-08-11 High Tech Comp Corp Serial/parallel data transformer module and related computer systems
US7216196B2 (en) * 2003-12-29 2007-05-08 Micron Technology, Inc. Memory hub and method for memory system performance monitoring
US7197670B2 (en) 2003-12-31 2007-03-27 Intel Corporation Methods and apparatuses for reducing infant mortality in semiconductor devices utilizing static random access memory (SRAM)
US7321979B2 (en) * 2004-01-22 2008-01-22 International Business Machines Corporation Method and apparatus to change the operating frequency of system core logic to maximize system memory bandwidth
US7181584B2 (en) 2004-02-05 2007-02-20 Micron Technology, Inc. Dynamic command and/or address mirroring system and method for memory modules
US7412574B2 (en) 2004-02-05 2008-08-12 Micron Technology, Inc. System and method for arbitration of memory responses in a hub-based memory system
US7363436B1 (en) 2004-02-26 2008-04-22 Integrated Device Technology, Inc. Collision detection in a multi-port memory system
US7114109B2 (en) 2004-03-11 2006-09-26 International Business Machines Corporation Method and apparatus for customizing and monitoring multiple interfaces and implementing enhanced fault tolerance and isolation features
US7257683B2 (en) * 2004-03-24 2007-08-14 Micron Technology, Inc. Memory arbitration system and method having an arbitration packet protocol
US7120723B2 (en) 2004-03-25 2006-10-10 Micron Technology, Inc. System and method for memory hub-based expansion bus
US7200832B2 (en) 2004-03-26 2007-04-03 Lsi Logic Corp Macro cell for integrated circuit physical layer interface
US7213082B2 (en) 2004-03-29 2007-05-01 Micron Technology, Inc. Memory hub and method for providing memory sequencing hints
US20050220232A1 (en) * 2004-03-31 2005-10-06 Nokia Corporation Circuit arrangement and a method to transfer data on a 3-level pulse amplitude modulation (PAM-3) channel
US9047094B2 (en) 2004-03-31 2015-06-02 Icera Inc. Apparatus and method for separate asymmetric control processing and data path processing in a dual path processor
US7724750B2 (en) * 2004-04-01 2010-05-25 Nokia Corporation Expedited data transmission in packet based network
US20050235072A1 (en) * 2004-04-17 2005-10-20 Smith Wilfred A Data storage controller
TWI267870B (en) 2004-05-10 2006-12-01 Hynix Semiconductor Inc Semiconductor memory device for controlling output timing of data depending on frequency variation
US7162567B2 (en) 2004-05-14 2007-01-09 Micron Technology, Inc. Memory hub and method for memory sequencing
US7222213B2 (en) 2004-05-17 2007-05-22 Micron Technology, Inc. System and method for communicating the synchronization status of memory modules during initialization of the memory modules
US7304905B2 (en) 2004-05-24 2007-12-04 Intel Corporation Throttling memory in response to an internal temperature of a memory device
US7363419B2 (en) 2004-05-28 2008-04-22 Micron Technology, Inc. Method and system for terminating write commands in a hub-based memory system
US20060010339A1 (en) 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7500123B2 (en) 2004-06-28 2009-03-03 Ati Technologies Ulc Apparatus and method for reducing power consumption in a graphics processing device
US7318130B2 (en) 2004-06-29 2008-01-08 Intel Corporation System and method for thermal throttling of memory modules
US20060004953A1 (en) * 2004-06-30 2006-01-05 Vogt Pete D Method and apparatus for increased memory bandwidth
US20060036826A1 (en) 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier
US7224595B2 (en) 2004-07-30 2007-05-29 International Business Machines Corporation 276-Pin buffered memory module with enhanced fault tolerance
US7296129B2 (en) 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
US7539800B2 (en) 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US7091890B1 (en) 2004-08-17 2006-08-15 Xilinx, Inc. Multi-purpose source synchronous interface circuitry
US7404118B1 (en) 2004-09-02 2008-07-22 Sun Microsystems, Inc. Memory error analysis for determining potentially faulty memory components
US7260661B2 (en) * 2004-09-03 2007-08-21 Intel Corporation Processing replies to request packets in an advanced switching context
US8621304B2 (en) * 2004-10-07 2013-12-31 Hewlett-Packard Development Company, L.P. Built-in self-test system and method for an integrated circuit
US7360027B2 (en) * 2004-10-15 2008-04-15 Intel Corporation Method and apparatus for initiating CPU data prefetches by an external agent
US20060095679A1 (en) * 2004-10-28 2006-05-04 Edirisooriya Samantha J Method and apparatus for pushing data into a processor cache
US7331010B2 (en) 2004-10-29 2008-02-12 International Business Machines Corporation System, method and storage medium for providing fault detection and correction in a memory subsystem
US7334070B2 (en) 2004-10-29 2008-02-19 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
US20060112238A1 (en) 2004-11-23 2006-05-25 Sujat Jamil Techniques for pushing data to a processor cache
US7404133B2 (en) 2004-12-12 2008-07-22 Hewlett-Packard Development Company, L.P. Error detection and correction employing modulation symbols satisfying predetermined criteria
US20060161733A1 (en) * 2005-01-19 2006-07-20 Emulex Design & Manufacturing Corporation Host buffer queues
US20060168407A1 (en) 2005-01-26 2006-07-27 Micron Technology, Inc. Memory hub system and method having large virtual page size
US20060195631A1 (en) 2005-01-31 2006-08-31 Ramasubramanian Rajamani Memory buffers for merging local data from memory modules
JP4516458B2 (en) * 2005-03-18 2010-08-04 株式会社日立製作所 Failover cluster system and failover method
US7481526B2 (en) 2005-03-31 2009-01-27 Fujifilm Corporation Image forming apparatus
US7861055B2 (en) 2005-06-07 2010-12-28 Broadcom Corporation Method and system for on-chip configurable data ram for fast memory and pseudo associative caches
US20070016698A1 (en) * 2005-06-22 2007-01-18 Vogt Pete D Memory channel response scheduling
US20070025304A1 (en) * 2005-07-26 2007-02-01 Rangsan Leelahakriengkrai System and method for prioritizing transmission legs for precaching data
US7319340B2 (en) 2005-08-01 2008-01-15 Micron Technology, Inc. Integrated circuit load board and method having on-board test circuit
US7328381B2 (en) * 2005-08-01 2008-02-05 Micron Technology, Inc. Testing system and method for memory modules having a memory hub architecture
US7865570B2 (en) 2005-08-30 2011-01-04 Illinois Institute Of Technology Memory server
US7430145B2 (en) 2005-09-16 2008-09-30 Hewlett-Packard Development Company, L.P. System and method for avoiding attempts to access a defective portion of memory
US20070165457A1 (en) 2005-09-30 2007-07-19 Jin-Ki Kim Nonvolatile memory system
US7496777B2 (en) 2005-10-12 2009-02-24 Sun Microsystems, Inc. Power throttling in a memory system
US7685392B2 (en) 2005-11-28 2010-03-23 International Business Machines Corporation Providing indeterminate read data latency in a memory system
US7386771B2 (en) 2006-01-06 2008-06-10 International Business Machines Corporation Repair of memory hard failures during normal operation, using ECC and a hard fail identifier circuit
US7353316B2 (en) 2006-03-24 2008-04-01 Micron Technology, Inc. System and method for re-routing signals between memory system components
US7636813B2 (en) 2006-05-22 2009-12-22 International Business Machines Corporation Systems and methods for providing remote pre-fetch buffers
JP5388406B2 (en) 2006-06-20 2014-01-15 キヤノン株式会社 Memory system
US20080010566A1 (en) 2006-06-21 2008-01-10 Chang Tsung-Yung Jonathan Disabling portions of memory with non-deterministic errors
US20080162807A1 (en) 2006-12-29 2008-07-03 Rothman Michael A Method and apparatus for redundant memory arrays
US7877666B2 (en) 2006-12-30 2011-01-25 Intel Corporation Tracking health of integrated circuit structures
US8041989B2 (en) 2007-06-28 2011-10-18 International Business Machines Corporation System and method for providing a high fault tolerant memory system
US20090003335A1 (en) * 2007-06-29 2009-01-01 International Business Machines Corporation Device, System and Method of Fragmentation of PCI Express Packets

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028675A (en) * 1973-05-14 1977-06-07 Hewlett-Packard Company Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US3825904A (en) * 1973-06-08 1974-07-23 Ibm Virtual memory system
US4135240A (en) * 1973-07-09 1979-01-16 Bell Telephone Laboratories, Incorporated Protection of data file contents
US4654857A (en) * 1981-10-01 1987-03-31 Stratus Computer, Inc. Digital data processor with high reliability
US4833605A (en) * 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing
US4796231A (en) * 1985-01-22 1989-01-03 Texas Instruments Incorporated Serial accessed semiconductor memory with reconfigurable shift registers
US4740916A (en) * 1985-12-19 1988-04-26 International Business Machines Corporation Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4723120A (en) * 1986-01-14 1988-02-02 International Business Machines Corporation Method and apparatus for constructing and operating multipoint communication networks utilizing point-to point hardware and interfaces
US4839534A (en) * 1986-10-16 1989-06-13 Siemens Aktiengesellschaft Method and apparatus for establishing a system clock in response to the level of one of two clock signal sources
US4985828A (en) * 1987-03-19 1991-01-15 Hitachi, Ltd. Method and apparatus for generating a real address multiple virtual address spaces of a storage
US4803485A (en) * 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4943984A (en) * 1988-06-24 1990-07-24 International Business Machines Corporation Data processing system parallel data bus having a single oscillator clocking apparatus
US5394535A (en) * 1989-04-21 1995-02-28 Nec Corporation Memory access control circuit with automatic access mode determination circuitry with read-modify-write and write-per-bit operations
US5206946A (en) * 1989-10-27 1993-04-27 Sand Technology Systems Development, Inc. Apparatus using converters, multiplexer and two latches to convert SCSI data into serial data and vice versa
US5177375A (en) * 1989-12-28 1993-01-05 Mitsubishi Denki Kabushiki Kaisha Power on reset circuit for semiconductor integrated circuit device
US5928343A (en) * 1990-04-18 1999-07-27 Rambus Inc. Memory module having memory devices containing internal device ID registers and method of initializing same
US6076158A (en) * 1990-06-29 2000-06-13 Digital Equipment Corporation Branch prediction in high-performance processor
US5287531A (en) * 1990-10-31 1994-02-15 Compaq Computer Corp. Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system
US5214747A (en) * 1990-12-24 1993-05-25 Eastman Kodak Company Segmented neural network with daisy chain control
US5592632A (en) * 1991-11-05 1997-01-07 Monolithic System Technology, Inc. Defect tolerant integrated circuit subsystem for communication between a module and a bus controller in a wafer-scale integrated circuit system
US5613077A (en) * 1991-11-05 1997-03-18 Monolithic System Technology, Inc. Method and circuit for communication between a module and a bus controller in a wafer-scale integrated circuit system
US5387911A (en) * 1992-02-21 1995-02-07 Gleichert; Marc C. Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver
US5872996A (en) * 1992-03-06 1999-02-16 Rambus, Inc. Method and apparatus for transmitting memory requests by transmitting portions of count data in adjacent words of a packet
US5627963A (en) * 1992-04-30 1997-05-06 International Business Machines Corporation Redundant read bus for correcting defective columns in a cache memory
US5611055A (en) * 1994-09-27 1997-03-11 Novalink Technologies Method and apparatus for implementing a PCMCIA auxiliary port connector for selectively communicating with peripheral devices
US6370631B1 (en) * 1994-11-16 2002-04-09 Interactive Silicon, Inc. Memory controller including compression/decompression capabilities for improved data access
US6170047B1 (en) * 1994-11-16 2001-01-02 Interactive Silicon, Inc. System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
US5629685A (en) * 1995-02-23 1997-05-13 International Business Machines Corporation Segmentable addressable modular communication network hubs
US6049476A (en) * 1995-05-15 2000-04-11 Silicon Graphics, Inc. High memory capacity DIMM with data and state memory
US5764155A (en) * 1996-04-03 1998-06-09 General Electric Company Dynamic data exchange server
US5930273A (en) * 1996-04-18 1999-07-27 Oki Electric Industry Co., Ltd. STM-N signal error correction coding system and method
US5661677A (en) * 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
US6038132A (en) * 1996-12-06 2000-03-14 Mitsubishi Denki Kabushiki Kaisha Memory module
US20020103988A1 (en) * 1996-12-18 2002-08-01 Pascal Dornier Microprocessor with integrated interfaces to system memory and multiplexed input/output bus
US5926838A (en) * 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
US6378018B1 (en) * 1997-10-10 2002-04-23 Intel Corporation Memory device and system including a low power interface
US20020019926A1 (en) * 1997-12-17 2002-02-14 Huppenthal Jon M. Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
US20020112119A1 (en) * 1998-02-13 2002-08-15 Intel Corporation Dual-port buffer-to-memory interface
US6096091A (en) * 1998-02-24 2000-08-01 Advanced Micro Devices, Inc. Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip
US5870325A (en) * 1998-04-14 1999-02-09 Silicon Graphics, Inc. Memory system with multiple addressing and control busses
US6078515A (en) * 1998-04-14 2000-06-20 Silicon Graphics, Inc. Memory system with multiple addressing and control busses
US6173382B1 (en) * 1998-04-28 2001-01-09 International Business Machines Corporation Dynamic configuration of memory module using modified presence detect data
US20010000822A1 (en) * 1998-04-28 2001-05-03 Dell Timothy Jay Dynamic configuration of memory module using presence detect data
US6381685B2 (en) * 1998-04-28 2002-04-30 International Business Machines Corporation Dynamic configuration of memory module using presence detect data
US6338113B1 (en) * 1998-06-10 2002-01-08 Mitsubishi Denki Kabushiki Kaisha Memory module system having multiple memory modules
US6170059B1 (en) * 1998-07-10 2001-01-02 International Business Machines Corporation Tracking memory modules within a computer system
US6260127B1 (en) * 1998-07-13 2001-07-10 Compaq Computer Corporation Method and apparatus for supporting heterogeneous memory in computer systems
US20020038405A1 (en) * 1998-09-30 2002-03-28 Michael W. Leddige Method and apparatus for implementing multiple memory buses on a memory module
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US20030056183A1 (en) * 1999-01-26 2003-03-20 Munenori Kobayashi Scan test circuit, and semiconductor integrated circuit including the circuit
US6215686B1 (en) * 1999-02-09 2001-04-10 Silicon Graphics, Inc. Memory system with switching for data isolation
US6564329B1 (en) * 1999-03-16 2003-05-13 Linkup Systems Corporation System and method for dynamic clock generation
US6393528B1 (en) * 1999-06-30 2002-05-21 International Business Machines Corporation Optimized cache allocation algorithm for multiple speculative requests
US6839393B1 (en) * 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US6549971B1 (en) * 1999-08-26 2003-04-15 International Business Machines Corporation Cascaded differential receiver circuit
US6262493B1 (en) * 1999-10-08 2001-07-17 Sun Microsystems, Inc. Providing standby power to field replaceable units for electronic systems
US6889284B1 (en) * 1999-10-19 2005-05-03 Intel Corporation Method and apparatus for supporting SDRAM memory
US6557069B1 (en) * 1999-11-12 2003-04-29 International Business Machines Corporation Processor-memory bus architecture for supporting multiple processors
US6513091B1 (en) * 1999-11-12 2003-01-28 International Business Machines Corporation Data routing using status-response signals
US20010003839A1 (en) * 1999-12-09 2001-06-14 Hidetoshi Kondo Data access method in the network system and the network system
US6601121B2 (en) * 1999-12-29 2003-07-29 Intel Corporation Quad pumped bus architecture and protocol
US6219288B1 (en) * 2000-03-03 2001-04-17 International Business Machines Corporation Memory having user programmable AC timings
US6877078B2 (en) * 2000-04-06 2005-04-05 Hitachi, Ltd. Information processing system with memory element performance-dependent memory control
US6704842B1 (en) * 2000-04-12 2004-03-09 Hewlett-Packard Development Company, L.P. Multi-processor system with proactive speculative data transfer
US6546359B1 (en) * 2000-04-24 2003-04-08 Sun Microsystems, Inc. Method and apparatus for multiplexing hardware performance indicators
US6721944B2 (en) * 2000-05-31 2004-04-13 Sun Microsystems, Inc. Marking memory elements based upon usage of accessed information during speculative execution
US6697919B2 (en) * 2000-06-10 2004-02-24 Hewlett-Packard Development Company, L.P. System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system
US6738836B1 (en) * 2000-08-31 2004-05-18 Hewlett-Packard Development Company, L.P. Scalable efficient I/O port protocol
US6553450B1 (en) * 2000-09-18 2003-04-22 Intel Corporation Buffer to multiply memory interface
US6877076B1 (en) * 2000-09-20 2005-04-05 Broadcom Corporation Memory controller with programmable configuration
US6532525B1 (en) * 2000-09-29 2003-03-11 Ati Technologies, Inc. Method and apparatus for accessing memory
US20040128474A1 (en) * 2000-10-09 2004-07-01 Martin Vorbach Method and device
US6611902B2 (en) * 2000-11-13 2003-08-26 Matsushita Electric Industrial Co., Ltd. Information processor and information processing method
US6510100B2 (en) * 2000-12-04 2003-01-21 International Business Machines Corporation Synchronous memory modules and memory systems with selectable clock termination
US20020112194A1 (en) * 2000-12-15 2002-08-15 Uzelac Lawrence S. Clock phase generator
US20020083255A1 (en) * 2000-12-22 2002-06-27 Roy Greeff Method and apparatus using switches for point to point bus operation
US6507888B2 (en) * 2001-01-03 2003-01-14 Leadtek Research Inc. SDR and DDR conversion device and associated interface card, main board and memory module interface
US6678811B2 (en) * 2001-04-07 2004-01-13 Hewlett-Packard Development Company, L.P. Memory controller with 1X/MX write capability
US6766389B2 (en) * 2001-05-18 2004-07-20 Broadcom Corporation System on a chip for networking
US20030090879A1 (en) * 2001-06-14 2003-05-15 Doblar Drew G. Dual inline memory module
US20030033364A1 (en) * 2001-08-10 2003-02-13 Garnett Paul J. Interfacing computer modules
US20030084309A1 (en) * 2001-10-22 2003-05-01 Sun Microsystems, Inc. Stream processor with cryptographic co-processor
US20030118044A1 (en) * 2001-12-21 2003-06-26 International Business Machines Corporation Queue scheduling mechanism in a data packet transmission system
US6775747B2 (en) * 2002-01-03 2004-08-10 Intel Corporation System and method for performing page table walks on speculative software prefetch operations
US20040006674A1 (en) * 2002-07-05 2004-01-08 Hargis Jeff G. System and method for multi-modal memory controller system operation
US20040049723A1 (en) * 2002-09-02 2004-03-11 Teruhisa Obara Semiconductor integrated circuit with a test circuit
US20040117588A1 (en) * 2002-12-12 2004-06-17 International Business Machines Corporation Access request for a data processing system having no system memory
US20050023560A1 (en) * 2003-07-28 2005-02-03 Ahn Young-Man Memory module test system
US20050050237A1 (en) * 2003-08-28 2005-03-03 Jeddeloh Joseph M. Memory module and method having on-board data search capabilities and processor-based system using such memory modules
US20050050255A1 (en) * 2003-08-28 2005-03-03 Jeddeloh Joseph M. Multiple processor system and method including multiple memory hub modules
US20050066136A1 (en) * 2003-09-18 2005-03-24 Schnepper Randy L. Memory hub with integrated non-volatile memory
US20050080581A1 (en) * 2003-09-22 2005-04-14 David Zimmerman Built-in self test for memory interconnect testing
US20050097249A1 (en) * 2003-11-04 2005-05-05 Oberlin William L. Memory systems and methods
US20050120157A1 (en) * 2003-12-02 2005-06-02 Super Talent Electronics Inc. USB Smart Switch with Packet Re-Ordering for Interleaving among Multiple Flash-Memory Endpoints Aggregated as a Single Virtual USB Endpoint
US20050125702A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including device controller-based device use evaluation and power-state control
US20050125703A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including local bounding of device group power consumption
US20050144399A1 (en) * 2003-12-24 2005-06-30 Nec Corporation Multiprocessor system, and consistency control device and consistency control method in multiprocessor system
US20070005922A1 (en) * 2005-06-30 2007-01-04 Swaminathan Muthukumar P Fully buffered DIMM variable read latency

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7969985B1 (en) * 2008-09-03 2011-06-28 Motion Engineering, Inc. Method and system for scheduling, transporting, and receiving inbound packets efficiently in networks with cyclic packet scheduling
US20100122003A1 (en) * 2008-11-10 2010-05-13 Nec Laboratories America, Inc. Ring-based high speed bus interface

Also Published As

Publication number Publication date
WO2007060250A1 (en) 2007-05-31
US20070160053A1 (en) 2007-07-12
US20120151172A1 (en) 2012-06-14
EP1958073A1 (en) 2008-08-20
US8151042B2 (en) 2012-04-03
TW200739353A (en) 2007-10-16
CN101300556A (en) 2008-11-05
US20070286199A1 (en) 2007-12-13
CN101300556B (en) 2010-05-19
US7685392B2 (en) 2010-03-23
US20070286078A1 (en) 2007-12-13
US20120151171A1 (en) 2012-06-14
JP2009517725A (en) 2009-04-30
US8495328B2 (en) 2013-07-23
US8327105B2 (en) 2012-12-04
JP5186382B2 (en) 2013-04-17
US8145868B2 (en) 2012-03-27
TWI399649B (en) 2013-06-21

Similar Documents

Publication Publication Date Title
US7685392B2 (en) Providing indeterminate read data latency in a memory system
EP1738264B1 (en) Memory arbitration system and method having an arbitration packet protocol
US10976939B2 (en) Address/command chip synchronized autonomous data chip address sequencer for a distributed buffer memory system
CN103201725B (en) For the memory access equipment of storer shared among multiple processors
US7716430B2 (en) Separate handling of read and write of read-modify-write
US8788765B2 (en) Buffer control system and method for a memory system having outstanding read and write request buffers
US20070220361A1 (en) Method and apparatus for guaranteeing memory bandwidth for trace data
US9021147B1 (en) Command queuing in disk drives
US6941425B2 (en) Method and apparatus for read launch optimizations in memory interconnect
US8819305B2 (en) Directly providing data messages to a protocol layer
US20080183921A1 (en) Serial advanced technology attachment (SATA) frame information structure (FIS) processing
US20030093632A1 (en) Method and apparatus for sideband read return header in memory interconnect
US20080104286A1 (en) Data transfer apparatus and data transfer method
US20040111537A1 (en) Method, system, and program for processing operations
US20070174738A1 (en) Disk device, method of writing data in disk device, and computer product
JP2803616B2 (en) I / O bus interface control method
JPH08328999A (en) Method and device for transferring data
JPH11338814A (en) Data transfer control system for external memory control unit
KR20000005987U (en) FUF buffer interface device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION