Nothing Special   »   [go: up one dir, main page]

TW200701312A - Method for forming leadless semiconductor packages - Google Patents

Method for forming leadless semiconductor packages

Info

Publication number
TW200701312A
TW200701312A TW094120452A TW94120452A TW200701312A TW 200701312 A TW200701312 A TW 200701312A TW 094120452 A TW094120452 A TW 094120452A TW 94120452 A TW94120452 A TW 94120452A TW 200701312 A TW200701312 A TW 200701312A
Authority
TW
Taiwan
Prior art keywords
forming
leadframe
dambars
metal layer
die
Prior art date
Application number
TW094120452A
Other languages
Chinese (zh)
Other versions
TWI259518B (en
Inventor
Sang-Bae Park
Yong-Gill Lee
Hyung-Jun Park
Chang-Young Sohn
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW94120452A priority Critical patent/TWI259518B/en
Application granted granted Critical
Publication of TWI259518B publication Critical patent/TWI259518B/en
Publication of TW200701312A publication Critical patent/TW200701312A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

The present invention includes providing a leadframe including a metal layer formed on an upper surface of the leadframe and a plurality of units in an array arrangement, in which each unit includes a die pad, a plurality of leads, and a plurality of outer dambars, adhering a die to the die pad, forming a plurality of conductive wires to electrically connect bond pads of the die with bond regions of the leads, forming an encapsulation covering the leadframe, forming a patterned photoresist layer on a lower surface of the leadframe to expose a plurality of interval regions and the outer dambars, performing an etching process to expose the metal layer located in the interval regions and the outer dambars, cutting off the metal layer located in the interval regions by a half cutting process, and performing a singulation process to singulate the units.
TW94120452A 2005-06-20 2005-06-20 Method for forming leadless semiconductor packages TWI259518B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94120452A TWI259518B (en) 2005-06-20 2005-06-20 Method for forming leadless semiconductor packages

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94120452A TWI259518B (en) 2005-06-20 2005-06-20 Method for forming leadless semiconductor packages

Publications (2)

Publication Number Publication Date
TWI259518B TWI259518B (en) 2006-08-01
TW200701312A true TW200701312A (en) 2007-01-01

Family

ID=37873439

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94120452A TWI259518B (en) 2005-06-20 2005-06-20 Method for forming leadless semiconductor packages

Country Status (1)

Country Link
TW (1) TWI259518B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9905515B2 (en) 2014-08-08 2018-02-27 Mediatek Inc. Integrated circuit stress releasing structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9905515B2 (en) 2014-08-08 2018-02-27 Mediatek Inc. Integrated circuit stress releasing structure

Also Published As

Publication number Publication date
TWI259518B (en) 2006-08-01

Similar Documents

Publication Publication Date Title
TW200620496A (en) Semiconductor package free of carrier and fabrication method thereof
US8115288B2 (en) Lead frame for semiconductor device
WO2008093586A1 (en) Resin-encapsulated semiconductor device and its manufacturing method
HK1116298A1 (en) Integrated circuit package and manufacture method thereof
TW200509331A (en) Semiconductor chip package and method for making the same
WO2011049959A3 (en) Methods and devices for manufacturing cantilever leads in a semiconductor package
TW200601472A (en) Leadframe for leadless flip-chip package and method for manufacturing the same
GB201020062D0 (en) Multi-chip package
TW200636892A (en) Semiconductor device and its method for manufacturing
TW200503221A (en) Semiconductor device having a bond pad and method therefor
TW200731488A (en) Leadframes for improved moisture reliability of semiconductor devices
WO2008042932A3 (en) Interdigitated leadfingers
WO2007109486A3 (en) Carrierless chip package for integrated circuit devices, and methods of making same
SG139758A1 (en) Integrated circuit leadframe and fabrication method therefor
TW201532233A (en) Lead frame structure for quad flat no-lead package, quad flat no-lead package and method for forming the lead frame structure
SG125168A1 (en) Multi-leadframe semiconductor package and method of manufacture
USRE43818E1 (en) Fabrication of an integrated circuit package
US20150155215A1 (en) Electronic device with first and second contact pads and related methods
MY165522A (en) Leadframe packagewith die mounted on pedetal that isolates leads
TW200701312A (en) Method for forming leadless semiconductor packages
TWI265617B (en) Lead-frame-based semiconductor package with lead frame and lead frame thereof
WO2010137899A3 (en) Leadframe and method for manufacturing the same
TW200625562A (en) Semiconductor package and fabrication method thereof
US20180096953A1 (en) Molded lead frame device
JP5585637B2 (en) Resin-encapsulated semiconductor device frame