Nothing Special   »   [go: up one dir, main page]

KR970008022A - Clock generator for audio system in lock mode for digital video cassette recorder - Google Patents

Clock generator for audio system in lock mode for digital video cassette recorder Download PDF

Info

Publication number
KR970008022A
KR970008022A KR1019950023325A KR19950023325A KR970008022A KR 970008022 A KR970008022 A KR 970008022A KR 1019950023325 A KR1019950023325 A KR 1019950023325A KR 19950023325 A KR19950023325 A KR 19950023325A KR 970008022 A KR970008022 A KR 970008022A
Authority
KR
South Korea
Prior art keywords
signal
sampling
signal output
output
sampling frequency
Prior art date
Application number
KR1019950023325A
Other languages
Korean (ko)
Other versions
KR0177237B1 (en
Inventor
김정규
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950023325A priority Critical patent/KR0177237B1/en
Publication of KR970008022A publication Critical patent/KR970008022A/en
Application granted granted Critical
Publication of KR0177237B1 publication Critical patent/KR0177237B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

본 클럭생성기는 디지털 비디오카세트레코더에 있어서 하나의 PLL를 이용하여 락드모드용 오디오신호 샘플링을 위하여 사용되는 다수의 클럭신호를 생성하기 위한 것이다. 이를 위하여 본 장치는 비디오신호 클럭생성부에서 출력되는 클럭신호를 입력신호로 하여 락드모드용 오디오계의 샘플링시 사용되는 48K와 32K샘플링주파수를 각각 생성하는 샘플링주파수 생성부 ; 샘플링주파수 생성부에서 생성되는 48K와 32K의 샘플링주파수를 샘플링부에서 사용될 샘플링률모드 선택제어신호에 의해 제어되어 선택적으로 전송하기 위한 제1선택기 ; 제1선택기에 출력되는 샘플링주파수를 기준신호로 사용하여 위상을 비교하는 위상비교기 ; 위상비교기에서 출력되는 신호를 DC화하기 위한 루프필터 ; 루프필터에서 출력되는 신호를 48K샘플링주파수의 소정수배에 해당하는 주파수를 갖는 전압을 생성하는 전압제어발진기 ; 전압제어발전기에서 출력되는신호를 1.5분주하여 32K샘플링주파수의 소정수배에 해당되는 주파수를 갖는 신호를 출력하는 제1분주기 ; 전압제어발진기에서 출력되는 신호와 제1분주기에서 출력되는 신호를 샘플링률모드 선택제어신호에 의해 제어되어 샘플링부로 선택적으로 전송하는 제2선택기 ; 제2선택기에서 출력되는 신호를 소정수배로 분주하여 추출된 샘플링주파수를 위상비교기(230)의 피드백 입력신호로 전송하기 위한 분주기(280)를 포함하도록 구성된다.This clock generator is for generating a plurality of clock signals used for sampling the audio signal for the lock mode using a single PLL in a digital video cassette recorder. To this end, the apparatus comprises a sampling frequency generation unit for generating 48K and 32K sampling frequencies, respectively, used for sampling a lock mode audio system using the clock signal output from the video signal clock generation unit as an input signal; A first selector for selectively transmitting the sampling frequencies of 48K and 32K generated by the sampling frequency generator by being controlled by the sampling rate mode selection control signal to be used by the sampling unit; A phase comparator for comparing phases using a sampling frequency output to the first selector as a reference signal; A loop filter for DCizing the signal output from the phase comparator; A voltage controlled oscillator for generating a signal having a frequency corresponding to a predetermined multiple of the 48K sampling frequency from the signal output from the loop filter; A first divider for dividing the signal output from the voltage controlled generator by 1.5 to output a signal having a frequency corresponding to a predetermined multiple of the 32K sampling frequency; A second selector configured to selectively transmit a signal output from the voltage controlled oscillator and a signal output from the first divider to a sampling unit controlled by the sampling rate mode selection control signal; And a divider 280 for dividing the signal output from the second selector by a predetermined multiple to transmit the extracted sampling frequency as a feedback input signal of the phase comparator 230.

Description

디지탈 비디오카세트레코더에 있어서 락드모드용 오디오계의 클럭생성기Clock generator for audio system in lock mode for digital video cassette recorder

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 디지탈 비디오카세트레코더에 사용되는 락드모드용 오디오계의 클럭생성기의 블럭도이고, 제2도는 본 발명에 따른 디지탈 비디오카세트레코더에 사용되는 락드모드용 오디오계의 클럭생성기의 블럭도이다.1 is a block diagram of a clock generator of a lock mode audio system used in a conventional digital video cassette recorder, and FIG. 2 is a block diagram of a clock generator of a lock mode audio system used in a digital video cassette recorder according to the present invention. to be.

Claims (2)

기록시 인가되는 비디오신호를 샘플링하기 위하여 이용되는 클럭신호를 생성하는 비디오신호 클럭생성부(200), 오디오신호를 샘플링하기 위한 샘플링부를 포함하는 디지털 비디오카세트레코더의 락드모드용 오디오계의 클럭생성기에 있어서 ; 상기 비디오신호 클럭생성부(200)에서 출력되는 클럭신호를 입력신호로하여 상기 락드모드용 오디오계의샘플링시 사용되는 48K와 32K샘플링주파수를 각각 생성하는 샘플링주파수 생성부(210) ; 상기 샘플링주파수 생성부(210)에서 생성되는 상기 48K와 32K의 샘플링주파수를 상기 샘플링부에서 사용될 샘플링률모드 선택제어신호에 의해 제어되어 선택적으로 전송하기 위한 제1선택기(220) ; 제1선택기(220)에서 출력되는 샘플링주파수를 기준신호로 사용하여 위상을비교하는 위상비교기(230) ; 상기 위상비교기(230)에서 출력되는 신호를 DC화하기 위한 루프필터(240) ; 상기 루프필터(240)에서 출력되는 신호를 상기 48K샘플링주파수의 소정수배에 해당되는 주파수를 갖는 전압을 생성하는 전압제어발진기(250) ; 전압제어발진기(250)에서 출력되는 신호를 1.5분주하여 상기 32K샘플링주파수의 상기 소정수배에 해당되는 주파수를 갖는 신호를 출력하는 제1분주기(260) ; 상기 전압제어발진기(250)에서 출력되는 신호와 제1분주기(260)에서 출력되는 신호를 상기 샘플링률모드 선택제어신호에 의해 제어되어 상기 샘플링부로 선택적으로 전송하는 제2선택기(270) ; 상기 제2선택기(270)에서 출력되는 신호를 상기 소정수배로 분주하여 추출된 샘플링주파수를 상기 위상비교기(230)의 피드백 입력신호로 전송하기 위한 분주기(280)를 포함함을 특징으로 하는 디지털 비디오카세트레코더에 있어서 락드모드용 오디오계의 클럭생성기.A video signal clock generator 200 for generating a clock signal used for sampling a video signal applied during recording, and a clock generator for a lock mode audio system of a digital video cassette recorder including a sampling unit for sampling an audio signal. In; A sampling frequency generator 210 for generating 48K and 32K sampling frequencies, respectively, used for sampling the lock mode audio system by using the clock signal output from the video signal clock generator 200 as an input signal; A first selector (220) for selectively transmitting the 48K and 32K sampling frequencies generated by the sampling frequency generator (210) controlled by a sampling rate mode selection control signal to be used in the sampling unit; A phase comparator 230 for comparing phases using a sampling frequency output from the first selector 220 as a reference signal; A loop filter 240 for converting the signal output from the phase comparator 230 into a DC; A voltage controlled oscillator (250) for generating a signal having a frequency corresponding to a predetermined multiple of the 48K sampling frequency of the signal output from the loop filter (240); A first divider 260 for dividing the signal output from the voltage controlled oscillator 250 by 1.5 to output a signal having a frequency corresponding to the predetermined multiple of the 32K sampling frequency; A second selector (270) for selectively transmitting the signal output from the voltage controlled oscillator (250) and the signal output from the first divider (260) to the sampling unit controlled by the sampling rate mode selection control signal; And a divider 280 for transmitting the sampling frequency extracted by dividing the signal output from the second selector 270 by the predetermined number of times as a feedback input signal of the phase comparator 230. Clock generator for the audio system for the lock mode in a video cassette recorder. 제1항에 있어서, 상기 샘플링주파수 생성부(210)는 상기 비디오신호를 위한 클럭신호를 분주하여 상기 48K에 해당하는 샘플링주파수를 생성하는 분주기(211,212)와 상기 비디오신호를 위한 클럭신호를 분주하여 32K에 해당되는샘플링주파수를 생성하는 분주기(211,213,214)로 구성됨을 특징으로 하는 디지털 비디오카세트레코더에 있어서 락드모드용 오디오계의 클럭생성기.The sampling frequency generator 210 divides the clock signal for the video signal and divides the clock signal for the video signal. And a divider (211, 213, 214) for generating a sampling frequency corresponding to 32K. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950023325A 1995-07-31 1995-07-31 Clock generator for audio system in lock mode for digital video cassette recorder KR0177237B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950023325A KR0177237B1 (en) 1995-07-31 1995-07-31 Clock generator for audio system in lock mode for digital video cassette recorder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950023325A KR0177237B1 (en) 1995-07-31 1995-07-31 Clock generator for audio system in lock mode for digital video cassette recorder

Publications (2)

Publication Number Publication Date
KR970008022A true KR970008022A (en) 1997-02-24
KR0177237B1 KR0177237B1 (en) 1999-04-15

Family

ID=19422317

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950023325A KR0177237B1 (en) 1995-07-31 1995-07-31 Clock generator for audio system in lock mode for digital video cassette recorder

Country Status (1)

Country Link
KR (1) KR0177237B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100467577B1 (en) * 2001-09-10 2005-01-24 삼성전자주식회사 Audio signal recorder in optical disc recording system
KR20210036702A (en) 2019-09-26 2021-04-05 주식회사 엘지화학 Simulation method to determine the maximum stacking of boxes on a pallet

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100467577B1 (en) * 2001-09-10 2005-01-24 삼성전자주식회사 Audio signal recorder in optical disc recording system
KR20210036702A (en) 2019-09-26 2021-04-05 주식회사 엘지화학 Simulation method to determine the maximum stacking of boxes on a pallet

Also Published As

Publication number Publication date
KR0177237B1 (en) 1999-04-15

Similar Documents

Publication Publication Date Title
KR920005502A (en) Digital Phase Locked Loop
KR890005990A (en) Sample rate conversion system
KR880008487A (en) Clock Control System and Method for Parallel Variable Constant Frequency Power System
GB1489634A (en) Magnetic recording and/or reproducing apparatus
KR0172904B1 (en) General-purpose Clock Generator for HDTV
KR940023208A (en) Clock detection and phase-locked loop device for digital audio equipment for high definition television
KR970008022A (en) Clock generator for audio system in lock mode for digital video cassette recorder
KR880002168A (en) Frequency Conversion Circuit for Video Tape Recorders
JP2950493B2 (en) Burst signal generation circuit for video processing system
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
GB2289174A (en) Apparatus and method for enabling elements of a phase locked loop
US4357549A (en) Automatic frequency alteration circuit
KR920010565A (en) Drum Servo
JP3193535B2 (en) Sampling clock generation circuit
JPH0548453A (en) Frequency synthesizer
EP0056128A2 (en) Phase synchronizing circuit
KR950016217A (en) Clock signal generator
DE19613734C2 (en) Device for the time-synchronous detection of electrical signals
US3778724A (en) Voltage controlled digital pulse train generator
SU836812A1 (en) Device for measuring binary signal predominances
SU1417186A2 (en) Digital frequency synthesizer
JP2722807B2 (en) Sampling clock generation circuit
KR0183791B1 (en) Frequency converter of phase locked loop
JP3354673B2 (en) EFM signal generation circuit device
KR970058037A (en) Delay Characteristics Correction Device of Video Signal

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19950731

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19950731

Comment text: Request for Examination of Application

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980929

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19981117

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19981117

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20011031

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20011031

Start annual number: 4

End annual number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20030809