Nothing Special   »   [go: up one dir, main page]

JPS6457827A - 4/5 nrzi code conversion system - Google Patents

4/5 nrzi code conversion system

Info

Publication number
JPS6457827A
JPS6457827A JP21403887A JP21403887A JPS6457827A JP S6457827 A JPS6457827 A JP S6457827A JP 21403887 A JP21403887 A JP 21403887A JP 21403887 A JP21403887 A JP 21403887A JP S6457827 A JPS6457827 A JP S6457827A
Authority
JP
Japan
Prior art keywords
conversion
code
dsv
conversion table
main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21403887A
Other languages
Japanese (ja)
Inventor
Tetsushi Itoi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP21403887A priority Critical patent/JPS6457827A/en
Publication of JPS6457827A publication Critical patent/JPS6457827A/en
Pending legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

PURPOSE:To generate a high efficient code simply satisfying the RLLC rule by applying code conversion while prescribed main or sub conversion table properly so as to make the DSV integration value after conversion converged to zero. CONSTITUTION:A main conversion table being the collection of channel bits where DSV(Digital Sum Variation) being an index of a signal DC balance is -1 or +1, and a sub conversion table being the collection of channel bits where the DSV code of the channel bit converting the same data bit is inverted, are prepared. When the DSV integration value after conversion is within + or -5, the main conversion table is selected and in other cases, the code conversion is applied while either the main or the sub conversion table is selected properly so that the DSV integration value after conversion is converged into zero based on a data representing even/odd number of the inverted sign included in channel bit and the DSV integration before conversion. Thus, the high efficiency code satisfying RLLC(Run Length Limited Code) rule is generated simply.
JP21403887A 1987-08-27 1987-08-27 4/5 nrzi code conversion system Pending JPS6457827A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21403887A JPS6457827A (en) 1987-08-27 1987-08-27 4/5 nrzi code conversion system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21403887A JPS6457827A (en) 1987-08-27 1987-08-27 4/5 nrzi code conversion system

Publications (1)

Publication Number Publication Date
JPS6457827A true JPS6457827A (en) 1989-03-06

Family

ID=16649245

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21403887A Pending JPS6457827A (en) 1987-08-27 1987-08-27 4/5 nrzi code conversion system

Country Status (1)

Country Link
JP (1) JPS6457827A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012138147A (en) * 2010-12-27 2012-07-19 Hitachi Consumer Electronics Co Ltd Digital data recording and reproducing method, optical information recording and reproducing method, and optical information recording and reproducing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012138147A (en) * 2010-12-27 2012-07-19 Hitachi Consumer Electronics Co Ltd Digital data recording and reproducing method, optical information recording and reproducing method, and optical information recording and reproducing device

Similar Documents

Publication Publication Date Title
NZ210858A (en) Digital information transmission with code conversion to limit disparity
AU3792385A (en) Method of encoding n-bit information words into m-bit code words, apparatus for carrying out said method, method of decoding m-bit code words into n-bit information words, and apparatus for carrying out said method
MY102621A (en) Converting digital signals
EP0177950A3 (en) A digital information signal encoding method
AU550752B2 (en) Binary encoding
ES8403679A1 (en) Method of coding a sequence of blocks of binary data bits into a sequence of blocks of binary channel bits and arrangement for decoding the data bits coded in accordance with the method
EP1056209A3 (en) Four-to-six code table, modulation using same but no merging bit, their application to optical disc recording or playing systems
ES8607648A1 (en) Digital data converting methods and apparatus.
EP1274172A3 (en) Digital signal modulation method and apparatus, encoding method and apparatus, storage medium, transmission apparatus and program
TW290764B (en)
EP1321939A3 (en) Modulation device and method and distribution medium
KR860003715A (en) Information transmission method, encoding and decoding device
JPS6457825A (en) 4/5 code conversion system
JPS6457827A (en) 4/5 nrzi code conversion system
ES8101827A1 (en) Method and device for transmitting a binary sequence.
JPS645229A (en) 4/5 nrzi code conversion system
JPS5483411A (en) Binary data coding system
KR900007932B1 (en) Code conversion method and apparatus to obtain rll code
JPS56101614A (en) Binary code converting method
JPS57154612A (en) Digital modulating and demodulating system
JPS52152106A (en) Zero insersion bit reduction
JPS57176519A (en) Digital modulation and demodulation system
JPS57154611A (en) Digital modulating and demodulating system
JPS57147116A (en) Binary information modulating system
JPS57168342A (en) Data converting circuit