JPS5491040A - Flip-flop circuit - Google Patents
Flip-flop circuitInfo
- Publication number
- JPS5491040A JPS5491040A JP15795777A JP15795777A JPS5491040A JP S5491040 A JPS5491040 A JP S5491040A JP 15795777 A JP15795777 A JP 15795777A JP 15795777 A JP15795777 A JP 15795777A JP S5491040 A JPS5491040 A JP S5491040A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- input terminal
- output
- input
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Abstract
PURPOSE:To constitute a FF circuit which operates completely with an edge trigger pulse by improving logic margins by constituting the FF circuit by combining two D type FFs with a two-input NOR gate. CONSTITUTION:The 1st and 2nd D type FFs 7 and 8 and two-input NOR gate 9 are combined together to constitute the FF circuit; and output terminal OUT of output Qa of the 1st FF7, input terminal D6 of the 2nd FF8 and reset input terminal R6 are connected together, output Q6 of the 2nd FF8 is connected to one input terminal of NOR gate 9, and the clear signal input terminal is connected to the other input terminal of gate 9. The output of this gate 9 is connected reset input terminal Ra of the 1st FF to extract outputs from output terminals Qa and -Qa of FF7. In this constitution, the FF circuit is set and reset definitely when the SET input and RESET input rise.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15795777A JPS5491040A (en) | 1977-12-28 | 1977-12-28 | Flip-flop circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15795777A JPS5491040A (en) | 1977-12-28 | 1977-12-28 | Flip-flop circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5491040A true JPS5491040A (en) | 1979-07-19 |
Family
ID=15661142
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15795777A Pending JPS5491040A (en) | 1977-12-28 | 1977-12-28 | Flip-flop circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5491040A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57196617A (en) * | 1981-05-29 | 1982-12-02 | Nec Home Electronics Ltd | Phase difference detecting device |
JPS60114022A (en) * | 1983-11-25 | 1985-06-20 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Latch circuit |
-
1977
- 1977-12-28 JP JP15795777A patent/JPS5491040A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57196617A (en) * | 1981-05-29 | 1982-12-02 | Nec Home Electronics Ltd | Phase difference detecting device |
JPS60114022A (en) * | 1983-11-25 | 1985-06-20 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Latch circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5483341A (en) | Digital integrated circuit | |
JPS5491040A (en) | Flip-flop circuit | |
JPS5381061A (en) | Logical circuit | |
JPS52140241A (en) | Binary #-digit addition circuit | |
JPS53107248A (en) | Input-output coupled circuit of digital logic circuit | |
JPS54112134A (en) | Logical operation circuit | |
JPS539450A (en) | Primary digital overall areas passing circuit | |
JPS5676634A (en) | Counting circuit | |
JPS52130563A (en) | Programable counter | |
JPS57201320A (en) | Edge trigger t-flip-flop | |
JPS5234648A (en) | Delay circuit | |
JPS57133729A (en) | Ternary ring counter | |
JPS54158852A (en) | Logic circuit | |
JPS52142469A (en) | Semiconductor circuit | |
JPS5299046A (en) | Elastic surface wave pulse delay device | |
JPS52124835A (en) | Level conversion circuit | |
JPS57143919A (en) | Waveform shaping circuit | |
JPS5382253A (en) | Logical operation circuit | |
JPS57200992A (en) | Memory circuit | |
JPS57203320A (en) | Sequence deciding circuit | |
JPS5720832A (en) | Interruption input circuit | |
JPS51129163A (en) | Wave form rectification circuit | |
JPS53114650A (en) | Adjustment of signal pulse width and delay circuit | |
JPS51124360A (en) | Non-coincident circuit | |
JPS56150381A (en) | Input circuit |