JP4629284B2 - Semiconductor device and manufacturing method thereof - Google Patents
Semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- JP4629284B2 JP4629284B2 JP2001273738A JP2001273738A JP4629284B2 JP 4629284 B2 JP4629284 B2 JP 4629284B2 JP 2001273738 A JP2001273738 A JP 2001273738A JP 2001273738 A JP2001273738 A JP 2001273738A JP 4629284 B2 JP4629284 B2 JP 4629284B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- wire
- semiconductor chip
- metal wire
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/8503—Reshaping, e.g. forming the ball or the wedge of the wire connector
- H01L2224/85035—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
- H01L2224/85045—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85196—Translational movements involving intermediate connecting steps before cutting the wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Description
【0001】
【発明の属する技術分野】
この発明は、基板と半導体チップとが金属細線により接続された半導体装置およびその製造方法に関する。
【0002】
【従来の技術】
半導体チップと金属配線部等を有する基板とを電気的に接続する方法の一つに、ワイヤボンディング法がある。
ワイヤボンディング法においては、基板と半導体チップを金属細線で接続することによって、それらの間の電気接続が達成される。ワイヤボンディング装置には、金属細線を送出および圧接するためのキャピラリが備えられている。このキャピラリは、水平に載置された基板に対して近接するように下降したり、基板から離反するように上昇したり、基板と水平に移動したりして、基板と半導体チップとの間を金属細線で接続する。
【0003】
図4は、一般的なワイヤボンディング法を用いて、半導体チップと基板とを接続した半導体装置の図解的な側面図である。
半導体チップ12は、基板11上に接着剤19によって固定されている。一般的なワイヤボンディングは、金属細線18の一端15を半導体チップ12側に接続する第1接続と、金属細線の他端17を基板11側に接続する第2接続とを含む。
【0004】
半導体チップ12側に金属細線18を圧接する前に、金属細線18の先端部15は、キャピラリ先端による圧接の都合上、球状に加工される。金属細線18の他端17は、金属細線18を切断する前にキャピラリで配線部14に圧接できるので、球状加工は不要である。
接続後、金属細線18は、弧状のワイヤループ18aを形成する。半導体チップ12の電極パッド13と金属細線18の先端部15との接続面からワイヤループ18aの頂点までの高さは、ループ高さ18bと呼ばれる。
【0005】
通常のワイヤボンディングでは、ループ高さ18bが高くなってしまい、金属細線18が基板11に水平な方向に湾曲し易くなる。そのため、近接したワイヤ同士が接近する、カールと呼ばれる現象が生じ、半導体チップ12と基板11との間の電気接続が不安定になる場合がある。
そこで、ループ高さ18aを低く抑えて、カールを防止するために、逆ワイヤボンディング法が開発されている。
【0006】
図5は、逆ワイヤボンディング法により、半導体チップと基板とを電気的に接続した半導体装置の図解的な側面図である。
逆ワイヤボンディング法は、金属細線18の先端部15を基板11側と接続する第1接続と、金属細線18の他端17を半導体チップ12側に接続する第2接続とを含む。金属細線18の先端部15は、球状に加工されるが、金属細線18の他端17は、特に加工を施されない。
【0007】
この逆ワイヤボンディング法では、半導体チップ12の上面から金属細線18が垂直に立ち上がらないので、通常のワイヤボンディング法と比較して、ループ高さ18bを低く抑えることができる。したがって、カールを防止できる。
【0008】
【発明が解決しようとする課題】
ところが、逆ワイヤボンディング法では、第1接続は、金属細線18の先端部15を球状にしてから基板11と接続するボールボンディングとなる。このボールボンディングは、金属細線18に球状加工をしないで接続を行うステッチボンディングに比較して、密着力が低い。
一方、基板11は、製造プロセスなどの熱履歴による影響を受けやすいので、ボールボンディング部である先端部15は、基板11の配線部14から剥がれやすいという問題がある。
【0009】
図6は、ボンディング面積の違いによるボンディングパワーの伝わり方の違いを概念的に表した断面図である。図6(a)は、キャピラリ先端部10から送出される金属細線18を、基板11上に形成された配線部14にステッチボンディングする様子を示し、図6(b)は、キャピラリ先端部10から送出される金属細線18を、基板11上に形成された配線部14にボールボンディングする様子を示す。
【0010】
ボンディング面積とは、金属細線18と配線部14との接触部の面積である。
キャピラリからの圧接力(ボンディングパワー)は、このボンディング面積の全域に分散する。そのため、ボンディング面積が小さい方が単位面積当たりのボンディングパワーが大きくなり、強い密着力が得られる。
図6(a),(b)の比較から明らかなように、ボールボンディングの場合のボンディング面積90は、ステッチボンディングの場合のボンディング面積80よりもはるかに大きい。したがって、ボールボンディングの場合、ボンディングパワーが大面積に分散し、ボンディング強度が弱くなる。そのため、基板11側にボールボンディングを施す逆ワイヤボンディング法の場合、金属細線18が基板11上の配線部14から剥がれやすくなるのである。
【0011】
そこで、本発明の目的は、前述の技術的課題を解決し、基板と半導体装置との接続安定性に優れた半導体装置およびその製造方法を提供することである。
【0012】
【課題を解決するための手段および発明の効果】
上記の目的を達成するための請求項1記載の発明は、基板(1)と、表面に電極パッド(3)を備えた半導体チップ(2)と、上記基板(1)上の第1の位置にボールボンディングされた先端部(5)、上記基板(1)上の上記第1の位置とは異なる第2の位置にステッチボンディングされた途中部(6)、および上記半導体チップ(2)の電極パッド(3)上にステッチボンディングされた終端部(7)を有する金属細線(8)とを含み、上記第2の位置は、上記第1の位置よりも、上記半導体チップ(2)から遠い位置であることを特徴とする半導体装置である。なお、括弧内の数字は後述の実施形態における対応構成要素等を表す。以下この項において同じ。
【0013】
上記の構成によれば、1本の金属細線の先端部と途中部と終端部との3点を使って、半導体チップと基板とが接続される。
3点の接続のうち、金属細線の先端部はボールボンディングで基板上の第1の位置に圧接され、金属細線の途中部は、基板上の第1の位置とは異なる第2の位置にステッチボンディングされている。よって、位置および接続方式の異なる2点の接続が基板上で行われているので、接続安定性に優れており、金属細線と基板との電気接続が断たれるおそれはない。
【0014】
また、半導体チップ表面の電極パッド上には金属細線の終端部がステッチボンディングされているので、半導体チップと基板との間の安定な電気接続を実現することができる。
請求項2記載の発明は、基板(1)上の第1の位置に金属細線(8)の先端部(5)を接続する第1工程と、この第1工程の後に、上記基板(1)上の上記第1の位置とは異なる第2の位置に上記金属細線(8)の途中部(6)を接続する第2工程と、この第2工程の後に、半導体チップ(2)表面の電極パッド(3)上に上記金属細線(8)の終端部(7)を接続する第3工程とを含み、上記第2工程は、上記第2の位置が、上記第1の位置よりも上記半導体チップ(2)から遠い位置となるように上記金属細線(8)の上記途中部(6)を接続する工程を含むことを特徴とする半導体装置の製造方法である。
【0015】
上記の構成によれば、金属細線を基板側に先に接続し(第1工程、第2工程)、その後に当該金属細線を半導体チップ側に接続(第3工程)するので、逆ワイヤボンディングによる低ループのワイヤボンディングが実現可能である。したがって、カールの起こらない電気接続安定性に優れた半導体装置を提供することができる。
また、基板上の第1の位置に金属細線の先端部を接続し、その後に、基板上の第1の位置とは異なる第2の位置に金属細線の途中部を接続するため、基板側の接続安定性の向上が達成される。
【0016】
請求項3記載の発明は、上記第1工程は、上記金属細線(8)の先端部(5)に球状部を形成し、この球状部を上記基板(1)上の第1の位置に圧接するボールボンディングを含み、上記第2工程は、上記金属細線(8)の途中部(6)を上記基板(1)上の第2の位置に圧接するステッチボンディングを含み、上記第3工程は、上記金属細線(8)の終端部(7)を上記半導体チップ(2)表面の電極パッド(3)上に圧接するステッチボンディングを含むことを特徴とする請求項2記載の半導体装置の製造方法である。
【0017】
上記の構成により、第1工程において、基板側にボールボンディングによる金属細線先端部の圧接を施し、第2工程において、基板側にステッチボンディングによる金属細線途中部の圧接を行うことにより、基板側での接続安定性が向上する。また、半導体チップ上の電極パッドに、ステッチボンディングによって金属細線終端部の圧接を施すため、低ループの接続がなされて、電気接続安定性の向上が達成される。
【0018】
上記第2の位置は、上記第1の位置よりも半導体チップから遠い位置である。これにより、金属細線の途中部と終端部との間のワイヤループ形状を安定化できる。
【0019】
【発明の実施の形態】
以下では、この発明の実施の形態を、添付図面を参照して詳細に説明する。
図1は、この発明の一実施形態に係る半導体装置の図解的な側面図である。
基板1上に半導体チップ2が接着剤9により固定されている。基板1上の別の領域には、金属で配線部4が形成されており、基板1の配線部4と半導体チップ2表面の電極パッド3とは、金属細線8を介して電気接続されている。
【0020】
金属細線8の先端部5は、その先端部5を球状に加工した後、基板1上の第1の位置P1に圧接されて形成されたボールボンディング部である。そして、金属細線8の途中部6は、基板1上の第1の位置P1とは異なる第2の位置P2にステッチボンディングされている。上記第1の位置P1および第2の位置P2は、いずれも配線部4上であることが好ましい。ワイヤループ8a(とくに途中部6と電極パッド3との間)の形状安定化のためには、上記第2の位置P2は、第1の位置P1よりも、半導体チップ2から遠い位置であるほうがよい。金属細線8の終端部7は、半導体チップ2表面の電極パッド3上にステッチボンディングされている。
【0021】
金属細線8の先端部5と途中部6との間、および途中部6と終端部7との間には、それぞれ金属細線8で形成されたワイヤループ8aが存在する。逆ワイヤボンディング法を基本にした接続であるので、金属細線8の途中部6と終端部7との間のループ高さ8bは、通常のワイヤボンディングに比較して、低くなっている。
上記基板1には、無機材料から高分子材料まで幅広い材料が使用可能である。
基板1は、プリント配線板であってもよい。上記金属細線8は、電気伝導性の良い金属を使用することが好ましい。詳細には、Au細線を使用することが好ましい。金属細線としては、一般的にはAlやCuやAuなどが使用されるが、これらの中でもAuは特に電気伝導性に優れ、雰囲気中の水分等で腐食されない金属であるため、金属細線材料としての安定性及び信頼性が最も高い。
【0022】
この実施形態に係る半導体装置では、基板1上の配線部4と金属細線8との接続を2箇所で実施することにより、基板1側でのボンディング強度が向上する。基板1に圧接されたボールボンディング部は、通常、製造工程での熱影響を受けて、剥がれやすいが、密着力の強いステッチボンディングを配線部4に追加で実施することにより、電気接続の安定性が確保されている。
金属細線8の終端部7は、半導体チップ2表面の電極パッド3上にステッチボンディングにより圧接されている。よって、半導体チップ2側の接続信頼性は十分である。
【0023】
図2(a)〜(d)および図3(e)〜(g)は、上記半導体装置の製造工程を工程順に示す模式的な側面図である。
金属細線8を使って、基板1と半導体チップ2とを電気接続するために、ワイヤボンディング装置が用いられる。この装置には、金属細線8を送出および圧接するためのキャピラリ20が備えられている。このキャピラリ20は、基板1と半導体チップ2との間を金属細線8で接続するために、基板1に平行な方向である水平方向と基板1に接離する方向である垂直方向とに移動することが可能である。
【0024】
配線部4が形成され、かつ、半導体チップ2が接着剤9等により固定された状態の基板1は、ワイヤボンディング装置内に水平に置かれる。基板1から上方に離れた位置でキャピラリ20が待機しており、キャピラリ20を通って、キャピラリ先端部へと金属細線8が送出可能である。
まず、キャピラリ20先端部から金属細線8が若干量突出させられ、その先端部5が、電気トーチ等を用いて球状に加工される。この球状先端部5を保持したキャピラリ20が、上方から基板1に接近する方向20aへ移動する(図2(a))。
【0025】
キャピラリ20が基板1にさらに接近すると、キャピラリ20の先端部から突出している金属細線8の先端部5と配線部4とが接触する。このとき、キャピラリ20から荷重(さらに必要に応じて熱および/または超音波振動)が加えられ、球状先端部5は、配線部4に圧接されて、配線部4の第1の位置P1に接合される。この接続は、金属細線8の先端部5を球状に加工して接続したボールボンディングである(図2(b))。
【0026】
第1の位置P1への接合が終了した後、キャピラリ20は基板1から垂直上方に離反する方向20bへ移動する。それに伴って金属細線8が送出される(図2(c))。所定長の金属細線8が送出されると、キャピラリ20は上方向20bへの動きを止める。
次に、キャピラリ20は基板1に対して第1の位置P1とは別の第2の位置P2に接続を行うために、水平方向20c(この実施形態では、半導体チップ2から遠ざかる方向)に移動をはじめる。
【0027】
キャピラリ20の移動に伴って、再び金属細線8が送出される。所定長の金属細線8を送出し、水平方向20cに所定距離移動した後、キャピラリ20は、水平方向20cへの移動と金属細線8の送出を止め、次に基板1に向かって垂直に接近する方向20aに移動方向を変える。このとき、キャピラリ20の動きに合わせて金属細線8が送出される。キャピラリ20は、基板1に接近する鉛直下方20aへの移動を続け、基板1と金属細線8が接触するまで基板1に向かって下降する。金属細線8と基板1とが接触したところで、キャピラリ20は、金属細線8の途中部6を配線部4に圧接し、第2の位置P2で接合する。
【0028】
第2の位置P2は、第1の位置P1よりも半導体チップ2から遠い配線部4上であることが好ましい。第2の位置P2への接続が終了した時点で、第1の位置P1と第2の位置P2との間に1つのワイヤループ8aが形成されている。
金属細線8の途中部6を使った第2の位置P2への接続は、ステッチボンディングであり、これにより、接続安定性が向上する(図2(d))。
第2の位置P2への接続後、再びキャピラリ20が基板1に対して垂直上方に離反する方向20bに、金属細線8を送出しながら移動する。キャピラリ20が所定距離移動し、所定長の金属細線8が送出されると、キャピラリ20は垂直上方20bへの動きを止める(図3(e))。
【0029】
さらにその後、キャピラリ20は、半導体チップ2表面の電極パッド3と金属細線8とを接続するため、水平方向20d(半導体チップ2に近づく方向)に移動をはじめる。このキャピラリ20の移動に伴って、再び金属細線8が送出される。所定長の金属細線8を送出し、水平方向20dに所定距離移動した後、キャピラリ20は水平方向20dへの移動と金属細線8の送出とを止め、半導体チップ2に向かって垂直に接近する方向20aに移動方向を変え、キャピラリ20の動きに合わせて金属細線8が再び送出される。
【0030】
キャピラリ20は、さらに半導体チップ2に接近する鉛直下方20aへの移動を続け、半導体チップ2の電極パッド3と金属細線8とが接触するまで半導体チップ2に向かって下降し、金属細線8と半導体チップ2の電極パッド3が接触したところで、金属細線8の終端部7を電極パッド3に圧接してステッチボンディングする。したがって、第2の位置P2と電極パッド3との間にも1つのワイヤループ8aが形成される。また、逆ワイヤボンディングとなるので、低ループのボンディングが実現できる(図3(f))。
【0031】
最後に、キャピラリ20から若干金属細線8を送出して、金属細線8を電極パッド3の近傍位置でクランプ等を用いて切断する。その後、キャピラリ20は上方へ退避し、1本のワイヤボンディング接続工程が完了する(図3(g))。
以上、この発明の一実施形態について説明したが、この発明は、他の形態で実施することもできる。
たとえば、上述の実施形態では、基板1上に形成された配線部4と金属細線8との2箇所の接続部のうち、第2の位置P2が、第1の位置P1よりも半導体チップ2に遠い位置である場合を例に挙げて説明したが、第2の位置P2は、第1の位置P1よりも半導体チップ2に近い位置であってもよいし、第1の位置P1および第2の位置P2は、半導体チップ2から等距離の位置にあってもよい。また、基板1と金属細線8との接合は、2箇所に限定するものではなく、接合点を3箇所以上にしてもよい。
【0032】
また、上記の実施形態では、絶縁材料の基板1上に配線部4が形成された例について説明したが、基板としてリードフレーム等の金属基板を適用してもよい。
その他、特許請求の範囲に記載された事項の範囲で種々の設計変更を施すことが可能である。
【図面の簡単な説明】
【図1】本発明の一実施形態に係る半導体装置の図解的な側面図である。
【図2】図1の半導体装置の製造工程を工程順に示す模式的な側面図である。
【図3】図2に続く工程を工程順に示す模式的な側面図である。
【図4】従来のワイヤボンディング法による接続構造を示す図解的な側面図である
【図5】逆ワイヤボンディング法による接続構造を示す図解的な側面図である。
【図6】ボンディング面積の相違によるボンディングパワーの伝播の違いを概念的に表した断面図である。
【符号の説明】
1 基板
2 半導体チップ
3 電極パッド
4 配線部
5 先端部
6 途中部
7 終端部
8 金属細線
8a ワイヤループ
9 接着剤
20 キャピラリ[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device in which a substrate and a semiconductor chip are connected by a thin metal wire, and a manufacturing method thereof.
[0002]
[Prior art]
One method for electrically connecting a semiconductor chip and a substrate having a metal wiring portion or the like is a wire bonding method.
In the wire bonding method, an electrical connection between the substrate and the semiconductor chip is achieved by connecting the substrate and the semiconductor chip with a fine metal wire. The wire bonding apparatus is provided with a capillary for feeding and press-contacting a fine metal wire. The capillary is lowered so as to be close to a horizontally mounted substrate, is lifted away from the substrate, or moved horizontally with respect to the substrate, so that the gap between the substrate and the semiconductor chip is reduced. Connect with fine metal wires.
[0003]
FIG. 4 is a schematic side view of a semiconductor device in which a semiconductor chip and a substrate are connected using a general wire bonding method.
The
[0004]
Before the metal
After the connection, the
[0005]
In normal wire bonding, the
Therefore, in order to keep the
[0006]
FIG. 5 is a schematic side view of a semiconductor device in which a semiconductor chip and a substrate are electrically connected by a reverse wire bonding method.
The reverse wire bonding method includes a first connection that connects the
[0007]
In this reverse wire bonding method, since the
[0008]
[Problems to be solved by the invention]
However, in the reverse wire bonding method, the first connection is ball bonding in which the
On the other hand, since the
[0009]
FIG. 6 is a cross-sectional view conceptually showing a difference in how the bonding power is transmitted due to a difference in bonding area. 6A shows a state in which the
[0010]
The bonding area is the area of the contact portion between the
The pressure contact force (bonding power) from the capillary is dispersed over the entire bonding area. Therefore, the smaller the bonding area, the larger the bonding power per unit area, and the stronger adhesion can be obtained.
As is apparent from the comparison between FIGS. 6A and 6B, the
[0011]
SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to solve the above-described technical problems and provide a semiconductor device excellent in connection stability between a substrate and a semiconductor device and a method for manufacturing the same.
[0012]
[Means for Solving the Problems and Effects of the Invention]
In order to achieve the above object, the invention according to
[0013]
According to said structure, a semiconductor chip and a board | substrate are connected using three points, the front-end | tip part of one metal thin wire | line, the middle part, and the termination | terminus part.
Of the three connections, the tip of the fine metal wire is pressed into contact with the first position on the substrate by ball bonding, and the middle portion of the fine metal wire is stitched at a second position different from the first position on the substrate. Bonded. Therefore, since connection at two points with different positions and connection methods is performed on the substrate, the connection stability is excellent, and there is no possibility that the electrical connection between the fine metal wire and the substrate is broken.
[0014]
Further, since the terminal end of the fine metal wire is stitch-bonded on the electrode pad on the surface of the semiconductor chip, stable electrical connection between the semiconductor chip and the substrate can be realized.
According to the second aspect of the present invention, there is provided a first step of connecting the tip (5) of the thin metal wire (8) to a first position on the substrate (1), and the substrate (1) after the first step. A second step of connecting the middle portion (6) of the fine metal wire (8) to a second position different from the first position above, and an electrode on the surface of the semiconductor chip (2) after the second step look including a third step of connecting the end portion of the thin metal wire on the pad (3) (8) (7), the second step, the second position, the than the first position A method for manufacturing a semiconductor device, comprising a step of connecting the intermediate portion (6) of the thin metal wire (8) so as to be located far from the semiconductor chip (2) .
[0015]
According to the above configuration, the fine metal wire is connected to the substrate side first (first step, second step), and then the fine metal wire is connected to the semiconductor chip side (third step). Low loop wire bonding is feasible. Therefore, it is possible to provide a semiconductor device that is excellent in electrical connection stability without curling.
Moreover, in order to connect the front-end | tip part of a metal fine wire to the 1st position on a board | substrate, and to connect the middle part of a metal fine wire to the 2nd position different from the 1st position on a board | substrate after that, Improved connection stability is achieved.
[0016]
According to a third aspect of the present invention, in the first step, a spherical portion is formed at the tip (5) of the fine metal wire (8), and the spherical portion is pressed against the first position on the substrate (1). The second step includes stitch bonding that presses the middle part (6) of the fine metal wire (8) to the second position on the substrate (1), and the third step includes: 3. The method of manufacturing a semiconductor device according to
[0017]
With the above configuration, in the first step, the metal fine wire tip is pressed by ball bonding on the substrate side in the first step, and in the second step, the metal fine wire intermediate portion is pressed on the substrate side by stitch bonding. Improved connection stability. In addition, since the metal wire end portion is press-contacted to the electrode pads on the semiconductor chip by stitch bonding, a low-loop connection is achieved, and electrical connection stability is improved.
[0018]
It said second position, Ru farther der from the semiconductor chip than the first position. Thereby, the wire loop shape between the middle part and the terminal part of a metal fine wire can be stabilized.
[0019]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
FIG. 1 is a schematic side view of a semiconductor device according to an embodiment of the present invention.
The
[0020]
The
[0021]
Between the front-end | tip
A wide range of materials from inorganic materials to polymer materials can be used for the
The
[0022]
In the semiconductor device according to this embodiment, the bonding strength on the
The
[0023]
2A to 2D and 3E to 3G are schematic side views showing the manufacturing steps of the semiconductor device in the order of steps.
A wire bonding apparatus is used to electrically connect the
[0024]
The
First, a small amount of the
[0025]
When the capillary 20 further approaches the
[0026]
After the bonding to the first position P1 is completed, the capillary 20 moves in a
Next, the capillary 20 moves in the
[0027]
As the capillary 20 moves, the
[0028]
The second position P2 is preferably on the
The connection to the second position P2 using the
After the connection to the second position P2, the capillary 20 moves again while feeding the
[0029]
After that, the capillary 20 starts to move in the
[0030]
The capillary 20 continues to move downward vertically 20a closer to the
[0031]
Finally, the
As mentioned above, although one Embodiment of this invention was described, this invention can also be implemented with another form.
For example, in the above-described embodiment, among the two connection portions of the
[0032]
In the above embodiment, the example in which the
In addition, various design changes can be made within the scope of matters described in the claims.
[Brief description of the drawings]
FIG. 1 is a schematic side view of a semiconductor device according to an embodiment of the present invention.
2 is a schematic side view showing manufacturing steps of the semiconductor device of FIG. 1 in order of steps.
FIG. 3 is a schematic side view showing steps subsequent to FIG. 2 in the order of steps.
FIG. 4 is a schematic side view showing a connection structure by a conventional wire bonding method. FIG. 5 is a schematic side view showing a connection structure by a reverse wire bonding method.
FIG. 6 is a cross-sectional view conceptually showing a difference in propagation of bonding power due to a difference in bonding area.
[Explanation of symbols]
DESCRIPTION OF
Claims (3)
表面に電極パッドを備えた半導体チップと、
上記基板上の第1の位置にボールボンディングされた先端部、上記基板上の上記第1の位置とは異なる第2の位置にステッチボンディングされた途中部、および上記半導体チップの電極パッド上にステッチボンディングされた終端部を有する金属細線とを含み、
上記第2の位置は、上記第1の位置よりも、上記半導体チップから遠い位置であることを特徴とする半導体装置。A substrate,
A semiconductor chip with electrode pads on the surface;
A tip portion ball-bonded to a first position on the substrate, a middle portion stitch-bonded to a second position different from the first position on the substrate, and a stitch on an electrode pad of the semiconductor chip look containing a fine metal wire having a bonded end portion,
The semiconductor device according to claim 1, wherein the second position is farther from the semiconductor chip than the first position .
この第1工程の後に、上記基板上の上記第1の位置とは異なる第2の位置に上記金属細線の途中部を接続する第2工程と、
この第2工程の後に、半導体チップ表面の電極パッド上に上記金属細線の終端部を接続する第3工程とを含み、
上記第2工程は、上記第2の位置が、上記第1の位置よりも上記半導体チップから遠い位置となるように上記金属細線の上記途中部を接続する工程を含むことを特徴とする半導体装置の製造方法。A first step of connecting the tip of the thin metal wire to a first position on the substrate;
After the first step, a second step of connecting the middle part of the fine metal wire to a second position different from the first position on the substrate;
After this second step, seen including a third step of connecting the end portion of the metal thin wire on the electrode pads of the semiconductor chip surface,
The second step includes a step of connecting the intermediate portion of the thin metal wire so that the second position is farther from the semiconductor chip than the first position. Manufacturing method.
上記第2工程は、上記金属細線の途中部を上記基板上の第2の位置に圧接するステッチボンディングを含み、
上記第3工程は、上記金属細線の終端部を上記半導体チップ表面の電極パッド上に圧接するステッチボンディングを含むことを特徴とする請求項2記載の半導体装置の製造方法。The first step includes ball bonding in which a spherical portion is formed at a tip portion of the thin metal wire, and the spherical portion is pressed against a first position on the substrate,
The second step includes stitch bonding that presses a middle portion of the fine metal wire to a second position on the substrate,
3. The method of manufacturing a semiconductor device according to claim 2, wherein the third step includes stitch bonding in which a terminal portion of the thin metal wire is pressed onto an electrode pad on the surface of the semiconductor chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001273738A JP4629284B2 (en) | 2001-09-10 | 2001-09-10 | Semiconductor device and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001273738A JP4629284B2 (en) | 2001-09-10 | 2001-09-10 | Semiconductor device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2003086621A JP2003086621A (en) | 2003-03-20 |
JP4629284B2 true JP4629284B2 (en) | 2011-02-09 |
Family
ID=19098912
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001273738A Expired - Fee Related JP4629284B2 (en) | 2001-09-10 | 2001-09-10 | Semiconductor device and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4629284B2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4879923B2 (en) * | 2003-06-27 | 2012-02-22 | 株式会社新川 | Semiconductor device |
US7408119B2 (en) * | 2003-10-15 | 2008-08-05 | Agilent Technologies, Inc. | Electrical interconnection for high-frequency devices |
US8373264B2 (en) | 2008-07-31 | 2013-02-12 | Skyworks Solutions, Inc. | Semiconductor package with integrated interference shielding and method of manufacture thereof |
JP5276169B2 (en) * | 2008-07-31 | 2013-08-28 | スカイワークス ソリューションズ,インコーポレイテッド | Semiconductor package with integrated interference shield and method of manufacturing the same |
KR20190057801A (en) * | 2017-11-20 | 2019-05-29 | 삼성전자주식회사 | Semiconductor devices having wire bonding structures and methods of fabricating the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5694756A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Semiconductor device |
JPS6310535A (en) * | 1986-06-30 | 1988-01-18 | ロ−ベルト・ボツシユ・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング | Manufacture of electrical connection in semiconductor structural element |
JPH02215137A (en) * | 1989-02-16 | 1990-08-28 | Sanyo Electric Co Ltd | High-frequency semiconductor device |
JPH03265148A (en) * | 1990-03-15 | 1991-11-26 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
JPH04255237A (en) * | 1991-02-07 | 1992-09-10 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH04277642A (en) * | 1991-03-06 | 1992-10-02 | Nec Yamagata Ltd | Wire bonding method |
JP2001015542A (en) * | 1999-07-02 | 2001-01-19 | Sanken Electric Co Ltd | Semiconductor device and its manufacture |
-
2001
- 2001-09-10 JP JP2001273738A patent/JP4629284B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5694756A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Semiconductor device |
JPS6310535A (en) * | 1986-06-30 | 1988-01-18 | ロ−ベルト・ボツシユ・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング | Manufacture of electrical connection in semiconductor structural element |
JPH02215137A (en) * | 1989-02-16 | 1990-08-28 | Sanyo Electric Co Ltd | High-frequency semiconductor device |
JPH03265148A (en) * | 1990-03-15 | 1991-11-26 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
JPH04255237A (en) * | 1991-02-07 | 1992-09-10 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH04277642A (en) * | 1991-03-06 | 1992-10-02 | Nec Yamagata Ltd | Wire bonding method |
JP2001015542A (en) * | 1999-07-02 | 2001-01-19 | Sanken Electric Co Ltd | Semiconductor device and its manufacture |
Also Published As
Publication number | Publication date |
---|---|
JP2003086621A (en) | 2003-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7176570B2 (en) | Method for forming bump, semiconductor element having bumps and method of manufacturing the same, semiconductor device and method of manufacturing the same, circuit board, and electronic equipment | |
JP3865055B2 (en) | Manufacturing method of semiconductor device | |
US7064425B2 (en) | Semiconductor device circuit board, and electronic equipment | |
US6921016B2 (en) | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment | |
JP2004247672A (en) | Method of forming bump and method for wire bonding | |
JP2014513870A (en) | Waterfall wire bonding | |
JP4629284B2 (en) | Semiconductor device and manufacturing method thereof | |
JP4021378B2 (en) | Wire bonding method | |
JP3570551B2 (en) | Wire bonding method | |
JPH10512399A (en) | Method for electrically connecting a semiconductor chip to at least one contact surface | |
JP3965354B2 (en) | Device package and manufacturing method thereof | |
US7214606B2 (en) | Method of fabricating a wire bond with multiple stitch bonds | |
JPH10335368A (en) | Wire-bonding structure and semiconductor device | |
KR100833187B1 (en) | Method of bonding wire of semiconductor package | |
TW201236092A (en) | Continuous wire bonding | |
JPH10229100A (en) | Wire bonding method and manufacture of plastic package | |
JP3322642B2 (en) | Method for manufacturing semiconductor device | |
JP3923379B2 (en) | Semiconductor device | |
JPS62150836A (en) | Semiconductor device | |
JPH0982742A (en) | Wire bonding method | |
JPH10112479A (en) | Method of connecting boards | |
JP5048990B2 (en) | Semiconductor device and manufacturing method thereof | |
TW200921873A (en) | Chip-to-substrate interconnection device with wire-bonding | |
JP3202193B2 (en) | Wire bonding method | |
JP4550580B2 (en) | Support device for monolithic integrated circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080404 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100820 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100826 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101013 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101104 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131119 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |