JP3862089B2 - Semiconductor chip connection structure and wiring board used therefor - Google Patents
Semiconductor chip connection structure and wiring board used therefor Download PDFInfo
- Publication number
- JP3862089B2 JP3862089B2 JP2005232225A JP2005232225A JP3862089B2 JP 3862089 B2 JP3862089 B2 JP 3862089B2 JP 2005232225 A JP2005232225 A JP 2005232225A JP 2005232225 A JP2005232225 A JP 2005232225A JP 3862089 B2 JP3862089 B2 JP 3862089B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- electrode
- connection
- adhesive
- wiring board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 65
- 239000002245 particle Substances 0.000 claims description 64
- 239000000853 adhesive Substances 0.000 claims description 42
- 230000001070 adhesive effect Effects 0.000 claims description 40
- 239000000758 substrate Substances 0.000 claims description 17
- 230000002093 peripheral effect Effects 0.000 claims description 11
- 239000004593 Epoxy Substances 0.000 description 11
- 239000010408 film Substances 0.000 description 11
- 238000000034 method Methods 0.000 description 9
- 230000000052 comparative effect Effects 0.000 description 8
- 239000011521 glass Substances 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 230000007774 longterm Effects 0.000 description 7
- 238000005452 bending Methods 0.000 description 6
- 239000011162 core material Substances 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 238000009413 insulation Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 229920000642 polymer Polymers 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- XEKOWRVHYACXOJ-UHFFFAOYSA-N Ethyl acetate Chemical compound CCOC(C)=O XEKOWRVHYACXOJ-UHFFFAOYSA-N 0.000 description 3
- 239000004793 Polystyrene Substances 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 239000011889 copper foil Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000002923 metal particle Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 229920001296 polysiloxane Polymers 0.000 description 3
- 229920002223 polystyrene Polymers 0.000 description 3
- 238000003825 pressing Methods 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 229920006332 epoxy adhesive Polymers 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000011156 evaluation Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910003437 indium oxide Inorganic materials 0.000 description 2
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920000728 polyester Polymers 0.000 description 2
- -1 polyethylene terephthalate Polymers 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- GZVHEAJQGPRDLQ-UHFFFAOYSA-N 6-phenyl-1,3,5-triazine-2,4-diamine Chemical compound NC1=NC(N)=NC(C=2C=CC=CC=2)=N1 GZVHEAJQGPRDLQ-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- JOYRKODLDBILNP-UHFFFAOYSA-N Ethyl urethane Chemical compound CCOC(N)=O JOYRKODLDBILNP-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229920000459 Nitrile rubber Polymers 0.000 description 1
- 239000004677 Nylon Substances 0.000 description 1
- 239000004823 Reactive adhesive Substances 0.000 description 1
- 229920000800 acrylic rubber Polymers 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 239000007822 coupling agent Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 239000012943 hotmelt Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000000976 ink Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000004850 liquid epoxy resins (LERs) Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000003094 microcapsule Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229920001778 nylon Polymers 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 239000002985 plastic film Substances 0.000 description 1
- 229920006255 plastic film Polymers 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000012798 spherical particle Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29083—Three-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8134—Bonding interfaces of the bump connector
- H01L2224/81345—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/819—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
- H01L2224/81901—Pressing the bump connector against the bonding areas by means of another connector
- H01L2224/81903—Pressing the bump connector against the bonding areas by means of another connector by means of a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8336—Bonding interfaces of the semiconductor or solid state body
- H01L2224/83365—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
Landscapes
- Wire Bonding (AREA)
Description
本発明は、半導体チップの配線基板への接続構造及びこれに用いる配線基板に関する。 The present invention relates to a connection structure of a semiconductor chip to a wiring board and a wiring board used therefor.
半導体チップを配線基板に接続する方法として、両者の間に接着剤を介在させて加圧もしくは加熱加圧することで、半導体チップとこれに相対する電極を有する配線基板とを接着接合し、電極間の導通接続を得ることが知られている。この場合の接着剤としては、絶縁性の接着剤を用いて両電極の直接接触により導電性を得たり、加圧により厚み方向のみに導電性の得られる程度の導電粒子を含有してなる異方導電性の接着剤を用いて両電極間に導電粒子を介在させる方法が知られている。 As a method of connecting a semiconductor chip to a wiring board, the semiconductor chip and a wiring board having an electrode opposite thereto are bonded and bonded by interposing an adhesive between them and pressurizing or heating and pressing. It is known to obtain a conductive connection. As an adhesive in this case, an insulating adhesive is used to obtain conductivity by direct contact between both electrodes, or a different particle containing conductive particles to the extent that conductivity can be obtained only in the thickness direction by pressing. A method is known in which conductive particles are interposed between both electrodes by using a conductive adhesive.
最近、半導体チップの厚みを薄くすることで、例えばICカードや液晶表示体等の電子部品を薄型化し、携帯性や操作性等を向上する試みが行われている。例えば薄型の電子部品として、プリペイドカードの厚みは約0.25mm、バーコードラベルの場合約0.15mm等であり、さらに薄型化の方向にある。これらに用いる半導体チップの厚みは、例えば従来の0.6mm程度から0.3mm程度への半減や、極端な場合0.02mm程度の厚さも検討され、厚みが減少する状況にある。この場合、半導体チップと配線基板の間に接着剤を介在させて加圧もしくは加熱加圧すると、チップに反りが発生し接続信頼性が著しく低下する。また接続時に半導体チップの中央部が変形し易いので、残留応力による接着強度の低下や曲げ強度が不足して、薄型電子部品としての携帯に耐え難い欠点があった。 Recently, attempts have been made to reduce the thickness of a semiconductor chip, thereby reducing the thickness of electronic components such as an IC card and a liquid crystal display, and improving portability and operability. For example, as a thin electronic component, the thickness of a prepaid card is about 0.25 mm, and in the case of a bar code label, it is about 0.15 mm. As for the thickness of the semiconductor chip used for these, for example, the conventional thickness of about 0.6 mm to about 0.3 mm is halved, and in the extreme case, the thickness of about 0.02 mm is studied, and the thickness is decreasing. In this case, if an adhesive is interposed between the semiconductor chip and the wiring board and then pressurization or heat pressurization, the chip warps and the connection reliability is significantly lowered. In addition, since the central portion of the semiconductor chip is easily deformed at the time of connection, there is a drawback that it is difficult to carry as a thin electronic component due to a decrease in adhesive strength and bending strength due to residual stress.
さらに半導体チップは、厚みが減少することで撓み性が増加し携帯時の変形に耐え易くなるが、基板との接続部に気泡の混入などによる接着欠陥部が多くなると、前述のように曲げ強度が減少し信頼性が不足する。また接着剤の流動が不十分であると、電極同士あるいは電極と導電粒子との接触が不十分となり低い接続抵抗が得られない、などの欠点があった。本発明は、上記欠点に鑑みなされたもので、半導体チップの厚みが薄い場合でも優れた接続信頼性を得ることが可能な半導体チップの配線基板への接続構造及びこれに用いる配線基板に関する。 In addition, the thickness of the semiconductor chip is reduced and the flexibility is increased, making it easier to withstand deformation when carried. However, if there are more adhesion defects due to air bubbles in the connection with the substrate, the bending strength is increased as described above. Decreases and reliability becomes insufficient. Further, when the flow of the adhesive is insufficient, there is a drawback that the contact between the electrodes or the electrode and the conductive particles is insufficient and a low connection resistance cannot be obtained. The present invention has been made in view of the above-described drawbacks, and relates to a connection structure of a semiconductor chip to a wiring board capable of obtaining excellent connection reliability even when the thickness of the semiconductor chip is thin, and a wiring board used therefor.
本発明は、周縁部に多数の電極を有する半導体チップと、これに相対する電極を有する配線基板の接続構造であって、前記半導体チップおよび/または配線基板の電極が絶縁面より突起してなり、接続後の半導体チップの周縁部電極を含まずそれらに囲まれた領域内に前記突起電極と略同等高さのダミー電極が設けられ、前記ダミー電極は接続面を投影した時、円状および/または多角形状で接続領域内に複数個存在し、厚みが0.3mm以下の前記半導体チップと配線基板とが接着剤で接続されてなる半導体チップの接続構造であって、前記のダミー電極が接続面を投影した時、三角状、エル(L)字状のいずれかもしくはこれらの2種が接続領域内に複数個存在し、さらにこれらの頂点が接続領域の中央部に向けて形成されてなる半導体チップの接続構造である。 The present invention is a connection structure of a semiconductor chip having a large number of electrodes on the peripheral edge and a wiring board having electrodes opposed thereto, wherein the semiconductor chip and / or the electrodes of the wiring board are projected from an insulating surface. , contact does not include a peripheral portion electrode connection after the semiconductor chip is a dummy electrode of the protruding electrode substantially equal height in a region surrounded by them is provided, when the dummy electrode is obtained by projecting the connection surface, circular And / or a semiconductor chip connection structure in which a plurality of polygonal shapes are present in a connection region, and the semiconductor chip having a thickness of 0.3 mm or less and a wiring board are connected by an adhesive, the dummy electrode When the connection surface is projected, either a triangular shape, an L (L) shape, or a plurality of these two types exist in the connection region, and the vertexes are formed toward the center of the connection region. Semiconductor Tsu is a connection structure of flops.
この時ダミー電極が、接続領域の中央から周縁に向けて放射状に配設されてなるものや、接続面が凹凸状であるもの、ダミー電極が導電性および/または絶縁性であり、接続領域の中央部に対し対称形に配設されてなる実施態様を含む。また、接着剤が加圧により厚み方向のみに導電性の得られる程度の導電粒子を含有し、必要によりさらに導電粒子に比べ小粒径で、かつ導電粒子に比べ硬質の粒子を含有してなる半導体チップの接続構造であり、さらに前記配線基板が、接続すべき半導体チップの周縁部電極に対応する電極と、この電極を含まず電極に囲まれた領域内に前記電極と略同等高さのダミー電極を設けてなり、前記ダミー電極は接続面を投影した時、円状および/または多角形状で接続領域内に複数以上が存在し、これらの頂点および/または非開口部が接続領域の中央部に向けて配設されてなる配線基板に関する。 At this time, the dummy electrodes are arranged radially from the center to the periphery of the connection region, the connection surface is uneven, the dummy electrode is conductive and / or insulating, Embodiments are provided that are arranged symmetrically with respect to the central portion. In addition, the adhesive contains conductive particles to the extent that conductivity can be obtained only in the thickness direction by pressurization, and if necessary, contains smaller particles that are smaller than the conductive particles and harder than the conductive particles. A semiconductor chip connection structure, wherein the wiring board has an electrode corresponding to a peripheral electrode of the semiconductor chip to be connected, and a height substantially equal to that of the electrode in a region not including the electrode and surrounded by the electrode. A dummy electrode is provided, and when the connection surface is projected, the dummy electrode has a circular shape and / or a polygonal shape, and there are plural or more in the connection region, and these vertices and / or non-openings are in the center of the connection region. The present invention relates to a wiring board that is disposed toward a portion.
本発明によれば、半導体チップの厚みが薄い場合にも、半導体チップの周縁部電極に囲まれた領域内に、前記突起電極と略同等高さのダミー電極が存在し、ダミー電極の配置を気泡の抜け易い配置としたので、チップの反りがなく柔軟な接続と優れた接続信頼性を得ることが可能である。 According to the present invention, even when the thickness of the semiconductor chip is thin, the dummy electrode having a height substantially equal to the protruding electrode exists in the region surrounded by the peripheral electrode of the semiconductor chip, and the dummy electrode is arranged. Since the arrangement is such that bubbles are easily removed, there is no warping of the chip, and a flexible connection and excellent connection reliability can be obtained.
本発明を、図面を参照しながら説明する。図1〜4は本発明の一実施例を説明する半導体チップの接続構造の断面模式図である。図1及び2は半導体チップ1としてバンプレスチップを用いており、図3及び4はバンプつき(突起電極7)の場合を示す。半導体チップ1は前述のように厚みを薄くする方向にあり、本発明はチップの撓み性が増加する薄い場合に特に有効である。また半導体チップ1は、シリコーン、ガリウム−ヒ素等が代表的であるが、その他の類似の電子部品のチップ類であって良い。
The present invention will be described with reference to the drawings. 1 to 4 are schematic cross-sectional views of a semiconductor chip connection structure for explaining an embodiment of the present invention. 1 and 2 use a bumpless chip as the
本発明の電極2は、半導体チップ1の配線であるAlが一般的であるが、Cu、Au、はんだ、Cr、Ni、Ag、Mo、Ta、Sn、ITO(酸化インジウム)、導電性インク類等で良く、これらを主体とする化合物や混合物もしくは複層構成であっても良い。電極2の表面側には、電極2が露出するように厚みが5μm以下、通常1〜2μm程度の窒化ケイ素、酸化シリコーン、ポリイミド類等の絶縁層3が形成される。電極2の露出部には図3のように、通称バンプと呼ばれる突起電極7が形成されても良い。本発明ではバンプのないチップをバンプレスチップ(図1〜2)という。電極2が露出した部分は半導体チップ1の周縁部に形成されると、接続基板への入出力が容易であることから多用される。ここで周縁部とは、2辺以上(後述図5、c、d)であれば良い。突起電極7は基板4側(図2)に形成されても双方に形成(図略)されても良く、各種回路類や端子類を含むことができる。この場合、バンプレスチップは製造工程が短縮されるので好ましい。
The
基板4としては、ポリイミドやポリエステルなどのプラスチックフィルム、ガラス・エポキシなどの複合体、シリコンなどの半導体、ガラスやセラミックスなどの無機物があり、必要により接着剤(図略)を介して回路5を有する。回路5の材質としては特に限定されないが、電極2で例示したものと同様なものが適用可能である。回路5の厚みは0.1〜50μm程度である。一般的には厚みが数μm以上の場合は銅箔や導電性ペイントで形成される。また基板4面あるいは絶縁層3面からの凹凸がないか、あっても数μm以下とわずかな場合は、アディティブ法や薄膜法で電極類を得るのが代表的である。これらの材質や厚みは導電性や腐食性などの特性や経済性を考慮して選択される。
Examples of the
ダミー電極6は、基板4(図1〜2)もしくは半導体チップ1(図3〜4)、あるいは双方(図略)の接続面側に形成され、形成部は接続後の半導体チップ1を投影した時に、半導体チップ1の周縁部電極2に囲まれた領域内に前記突起電極と略同等高さに形成される。基板4側にダミー電極6を形成すると、回路加工時のめっきやエッチングにより回路と同時に形成可能なため特に好ましい。ダミー電極6の詳細配置について、図5〜6の接続後の半導体チップの投影図を用いて以下に述べる。ダミー電極6は接続面を投影した時、円状および/または多角形状で接続領域内に複数以上が分割して存在する。基本的には直線状(図5a〜b)、エル字状やコの字状(図5a〜bの一部)、三角状(図5d)等の多角形状や円状(図5c)に形成可能で、それぞれ任意に組み合わせまたは複合して適用できる。
The
この時、接続時の接着剤の流動性に配慮して、中央部から端部にかけて気泡が押出されて内部に残りにくい形状の配置とする。すなわち半導体チップ1の中央から端部にかけて接着剤の流動がスムーズに行える配置とすることである。接着剤の流動がスムーズに行えるダミー電極の配置としては、図6に示すように周縁電極内の接続面8を投影した時、三角状(a)、エル(L)字状(b)、半円(弧)状(c)、及びコの字状(d)のいずれかもしくはこれらが2種以上配設され、これらの頂点および/または閉じられた辺が接続領域の中央部に向けて形成され、これらは複数以上に分割形成されることが、分割部が接着剤の流動をさらに促進するので好適である。また同様な理由から、図6(a、b、e、f)で例示したように、ダミー電極6を接続領域の中央部から周縁に向けて放射状に配設することも良い。さらに図6(a)で表示したように接着剤の流動がスムーズに行えるように、角部に適当な丸みを持たせることも好適である。
At this time, in consideration of the fluidity of the adhesive at the time of connection, the air bubbles are extruded from the center portion to the end portion so that the arrangement is difficult to remain inside. That is, the arrangement is such that the adhesive can smoothly flow from the center to the end of the
これらの場合、接着剤は、接続領域の中央部から周縁に向けて流動がスムーズに行えるので接続部に気泡の混入がなく、電極同士あるいは電極と導電粒子との接触が十分となり低い接続抵抗が得られる。ダミー電極は複数以上に分割形成されることにより、分割部が接着剤の流路になり、さらに良好な前述の接続が得られる。接続時の加熱加圧による接着剤の流動は、まず上下の電極間の接着剤が隣接電極間(スペース)に流動し、続いてスペースを充填しながら接続領域外のチップの外側にはみ出る。従って本発明ではスペースを充填しながら流動する工程が重要で、この時流動の妨げとならないようにダミー電極を配設する。 In these cases, since the adhesive can smoothly flow from the central part of the connection region toward the periphery, there is no mixing of bubbles in the connection part, and the contact between the electrodes or between the electrode and the conductive particles is sufficient, resulting in a low connection resistance. can get. When the dummy electrode is divided into a plurality of parts, the divided part becomes a flow path for the adhesive, and a better connection as described above can be obtained. In the flow of the adhesive due to heating and pressurization at the time of connection, the adhesive between the upper and lower electrodes first flows between adjacent electrodes (spaces), and then protrudes outside the chip outside the connection region while filling the space. Therefore, in the present invention, the process of flowing while filling the space is important, and at this time, the dummy electrode is disposed so as not to hinder the flow.
図7に示すダミー電極6の断面図のように、電極の接続面の表面が凹凸状であると、導電粒子や硬質の粒子がこれらの電極上に保持され易い。また凹凸状を例えば溝(a)や波状、すじ状(b、c)とすることで、接着剤の流動が一層スムーズに行えるので本発明の実施に好適である。この場合の凹部の深さは0.5μm以上が好ましく、1μm以上がより好ましい。凹部の深さは平均粗さ(JIS、B0601、10点平均粗さ)でも表示できる。また(d、e)のように、台形状や逆台形状とすることも、接着剤の流動性が向上するので好ましい。またダミー電極6は接続領域の中央に対して左右および/または上下対称形とすることが、接着剤の流動が均一になり気泡混入が少なく、また曲げに対する強度保持の点からも良好な接続が得られるので好ましい。
As shown in the cross-sectional view of the
ダミー電極6としては前述の電極2や回路5で例示した導電性の材料以外に、絶縁層3で例示したような絶縁性材料も適用可能である。すなわちダミー電極6は接続時の加圧もしくは加熱加圧する際に、大きな変形を生じずに接続できれば良い。従って、上述した基板や半導体チップの構成材料と同等以上の耐熱性を有すれば良い。
As the
本発明におけるダミー電極6の高さは突起電極7と略同等高さとするが、若干の考慮が必要である。すなわち図1の構成の回路5が突起電極を兼ねる場合は回路5と同等で良いが、図2〜4では回路5と突起電極7との和とする。また図3〜4のように突起電極7が絶縁層3上に形成されている場合には絶縁層3からの高さとする。本発明に用いる接着剤11は図8のように、絶縁性の接着剤(図8a)を用いて両電極の直接接触により導電性を得ること(図2〜4で可能、突起電極7あり)や、加圧により厚み方向のみに導電性の得られる程度の導電粒子12を含有してなる異方導電性の接着剤(図8b)を用いて、両電極間に導電粒子を介在させる方法(図1〜4で可能)のどちらも採用できる。これらは液状でもフィルムでも良いが、一定厚みの連続状で入手が可能なフィルム状が好ましい。また、図8bのような導電粒子を含有した異方導電性の接着剤を用いると、図1のように新たに突起電極7を設ける必要がなく、省資源及び工程的に低コストな点から有利であり好ましい。加圧により厚み方向のみに導電性の得られる程度の導電粒子12の含有量としては、絶縁性接着剤11に対し0.1〜15体積%程度、好ましくは0.3〜10体積%である。これらは接続ピッチや接続電極面積を考慮して決定される。
The height of the
さらに絶縁性接着剤11と異方導電性の接着剤を積層したフィルム状物(図8c〜d)は、絶縁性と導電性の機能を分離して接続できるので、特に高ピッチ接続に有用である。図1の構造を図8c(2層)の接着剤で接続した構成を図9に示す。基板4側の接着剤は導電粒子を含有しない接着剤11’の濃度が支配的であり、絶縁性の向上が得られる。絶縁性接着剤11は、通常の熱可塑性を含めた電子部品用が適用できるが、反応性接着剤が好ましい。後者の例としては、熱や光により硬化性を示す材料が広く適用できる。これらは接続後の耐熱性や耐湿性に優れることから硬化性材料の適用が好ましい。中でもエポキシ系接着剤は短時間硬化が可能で接続作業性が良く、分子構造上接着性に優れる等の特徴から好ましく適用できる。エポキシ系接着剤は、例えば高分子量のエポキシ、固形エポキシと液状エポキシ、ウレタンやポリエステル、アクリルゴム、NBR、ナイロン等で変性したエポキシを主成分とし、硬化剤や触媒、カップリング剤、充填剤などを添加してなるものが一般的である。
Furthermore, since the film-like product (FIGS. 8c to 8d) in which the insulating
本発明における硬化剤としては、接続部材の保存性を維持するために潜在性であることが好ましい。本発明でいう潜在性とは、反応性樹脂(例えばエポキシ樹脂)との共存下で、30℃以下で2ヶ月以上の保存性を有し、加熱下で急速硬化するものをいう。導電粒子12としては、Au、Ag、Pt、Ni、Cu、W、Sb、Sn、はんだ等の金属粒子やカーボン等があり、またこれら導電粒子を核材とするか、あるいは非導電性のガラス、セラミックス、プラスチック等の高分子などからなる核材に、前記したような材質からなる導電層を被覆形成したものでも良い。さらに導電粒子12を絶縁層で被覆してなる絶縁被覆粒子や、導電粒子と絶縁粒子の併用なども適用可能である。
As a hardening | curing agent in this invention, in order to maintain the preservability of a connection member, it is preferable that it is latent. The term “latency” as used in the present invention means a material that has a shelf life of 2 months or more at 30 ° C. or less in the coexistence with a reactive resin (for example, an epoxy resin) and rapidly cures under heating. Examples of the
粒径の上限は、微小な電極上に1個以上、好ましくは5個以上と多くの粒子数を確保するには小粒径粒子が好適であり、50μm以下、より好ましくは20μm以下である。粒径の下限は絶縁層3の厚みより大きなことや電極面の凹凸に対応可能とし、粒子の過度の凝集性を防止するために0.5μm以上、好ましくは1μm以上とすべきである。これら導電粒子12の中では、はんだ等の熱溶融金属やプラスチック等の高分子核材に導電層を形成したものが、加熱加圧もしくは加圧により変形性を有し、積層時に回路との接触面積が増加し信頼性が向上するので好ましい。特に高分子類を核とした場合、はんだのように融点を示さないので軟化の状態を接触温度で広く抑制でき、電極の厚みや平坦性のばらつきに対応し易い接続部材が得られるので特に好ましい。
The upper limit of the particle diameter is preferably 1 or more, preferably 5 or more on a minute electrode, and a small particle diameter is suitable for ensuring a large number of particles, and is 50 μm or less, more preferably 20 μm or less. The lower limit of the particle size should be 0.5 μm or more, preferably 1 μm or more in order to cope with the thickness larger than the thickness of the insulating layer 3 and the unevenness of the electrode surface, and to prevent excessive aggregation of particles. Among these
また例えばNiやW等の硬質金属粒子や、表面に多数の突起を有する粒子の場合、導電粒子が電極や配線パターンに突刺さるので、酸化膜や汚染層の存在する場合にも低い接続抵抗が得られ、信頼性が向上するので好ましい。これら導電粒子12は、粒径の分布が少ない均一粒径の球状粒子が好ましい。粒径の分布が少ないと接続時の加圧により電極間で保持されて流出が少ない。粒径の分布幅としては、接続表面の凹凸を考慮して最大粒径の1/2以下とすることが好ましい。例えば高分子核材に導電層を被覆形成した変形性粒子の場合、中心径±0.2μm以内といった高精度の粒子もあり、特に好ましく適用できる。また硬質金属粒子の場合、電極に突刺さるので粒径の分布幅は最大粒径の1/2以下と比較的広くても良い。
Also, for example, in the case of hard metal particles such as Ni and W, or particles having a large number of protrusions on the surface, the conductive particles pierce the electrodes and the wiring pattern, so that even when an oxide film or a contamination layer is present, a low connection resistance is obtained. It is preferable because it is obtained and reliability is improved. The
導電粒子と併用して硬質粒子を用いる(図8e)ことも可能である。硬質粒子としては、前述の導電粒子や絶縁粒子があり、接続電極のギャップ調節の作用がある。また加熱加圧時に接着剤の厚みを一定に制御できるので接着力を安定して得られる。ギャップ調節の場合、好ましくは粒径を導電粒子より小さくし、導電粒子に比べ硬質とする。絶縁粒子を併用した場合、隣接電極との絶縁性の向上も得られる。絶縁粒子としては、ガラス、シリカ、セラミックスなどの無機物や、ポリスチレン、エポキシ、ベンゾグアナミンなどの有機物があり、これらまた、球状、繊維状などの形状でも良い。これらは単独または複合して用いることができる。 It is also possible to use hard particles in combination with conductive particles (FIG. 8e). The hard particles include the conductive particles and insulating particles described above, and have an effect of adjusting the gap of the connection electrode. Further, since the thickness of the adhesive can be controlled to be constant during heating and pressing, the adhesive force can be obtained stably. In the case of gap adjustment, the particle size is preferably smaller than that of the conductive particles and is harder than that of the conductive particles. When the insulating particles are used in combination, the insulation with the adjacent electrode can be improved. Insulating particles include inorganic substances such as glass, silica, and ceramics, and organic substances such as polystyrene, epoxy, and benzoguanamine, and these may be spherical or fibrous. These can be used alone or in combination.
本発明によれば、半導体チップの厚みが0.3mm以下と薄い場合も、半導体チップの周縁部電極に囲まれた領域内に前記突起電極と略同等高さのダミー電極が存在するので、半導体チップと配線基板の間に接着剤を介在させて加圧もしくは加熱加圧してもチップに反りが発生せずに、接続信頼性が著しく向上する。また接続時に半導体チップの中央部が変形し難いので、接触後に残留応力が残らず薄型電子部品としての携帯に十分耐え得る曲げ強度を有する。ダミー電極は、接続時の接着剤の流動性に配慮して、中央部から端部にかけて気泡が押出されて内部に残りにくい形状の配置であるので、接続部に気泡の混入がなく低い接続抵抗と高い接続信頼性が得られる。さらに好ましい態様としての配線基板の回路電極とダミー電極が略同等高さの場合、回路加工時のめっきやエッチングにより、同時に形成可能なため特別な工程を付加せずに簡単に形成できるので、低コストで入手が容易である。 According to the present invention, even when the thickness of the semiconductor chip is as thin as 0.3 mm or less, the dummy electrode having substantially the same height as the protruding electrode exists in the region surrounded by the peripheral electrode of the semiconductor chip. Even if the adhesive is interposed between the chip and the wiring substrate and pressed or heated and pressed, the chip does not warp and the connection reliability is remarkably improved. Further, since the central portion of the semiconductor chip is hardly deformed at the time of connection, there is no residual stress after contact, and the bending strength is sufficient to withstand carrying as a thin electronic component. The dummy electrode is arranged in a shape that prevents bubbles from being pushed out from the center to the end in consideration of the fluidity of the adhesive at the time of connection. High connection reliability can be obtained. In addition, when the circuit electrodes and dummy electrodes of the wiring board as a preferred embodiment have substantially the same height, since they can be formed simultaneously by plating or etching during circuit processing, they can be formed easily without adding a special process. Easy to get at cost.
以下実施例でさらに詳細に説明するが、本発明はこれに限定されない。
実施例1
(1)半導体チップ
半導体チップとして、大きさ2×10mm、厚み100μm、接続面は厚み1.5μmの窒化ケイ素で覆われ、4辺の周縁部周囲にパッドと呼ばれる100μm角のアルミ電極の露出部が200個形成されているテスト用チップを用いた。
(2)配線基板
厚みが0.1mmのガラスエポキシ基板に、前記ICチップの電極パッドのサイズに対応する厚み15μmの銅箔よりなる回路端子、及び回路端子に囲まれた領域内に、前記回路(突起電極)と略同等高さの1辺が500μmの正三角形のダミー電極を、図5dのようにチップ中心側に三角形の頂点のくるようにエッチング法により配置形成した。領域内のダミー電極の占める面積比は約50%であり、平均粗さ(JIS)が1.4μmであった。
(3)異方導電フィルム
高分子量エポキシ樹脂とマイクロカプセル型潜在性硬化剤を含有する液状エポキシ樹脂(エポキシ当量185)の比率を20/80とし、酢酸エチルの30%溶液を得た。この溶液に、粒径8±0.2μmのポリスチレン系粒子にNi/Auの厚さ0.2/0.02μmの金属被覆を形成した導電性粒子を5体積%添加し、混合分散した。この分散液をセパレータ(シリコーン処理ポリエチレンテレフタレートフィルム、厚み40μm)にロールコータで塗布し、110℃、20分乾燥し厚み15μmの異方導電フィルムを得た。
(4)接続
前記異方導電フィルムを半導体チップより若干大きな3×12mmに切断し、配線基板に貼り付けた。この後セパレータを剥離し半導体チップのパッドと回路板の端子を位置合わせし、170℃、20kgf/mm2、15秒で接続した。
(5)評価
相対峙する電極間を接続抵抗、隣接する電極間を絶縁抵抗として評価したところ、接続抵抗は0.1Ω以下、絶縁抵抗は108Ω以上であり、これらは85℃、85%RH、1000時間処理後も変化がほとんどなく良好な長期信頼性を示した。この接続体の断面を研磨し顕微鏡観察したところ、図1相当の接続構造であった。また半導体チップの反りはほとんど見られず、接続部に気泡もなかった。
Hereinafter, the present invention will be described in more detail with reference to examples, but the present invention is not limited thereto.
Example 1
(1) Semiconductor chip As a semiconductor chip, the exposed portion of a 100 μm square aluminum electrode called a pad is surrounded by silicon nitride having a size of 2 × 10 mm, a thickness of 100 μm, and a connection surface of 1.5 μm in thickness, and the periphery of four sides. 200 test chips were used.
(2) Wiring board A circuit terminal made of a glass epoxy board having a thickness of 0.1 mm, a copper foil having a thickness of 15 μm corresponding to the size of the electrode pad of the IC chip, and an area surrounded by the circuit terminals, An equilateral triangular dummy electrode having a height substantially equal to that of the (protruding electrode) and having a side of 500 μm was arranged and formed by an etching method so that the apex of the triangle comes to the chip center side as shown in FIG. The area ratio of the dummy electrodes in the region was about 50%, and the average roughness (JIS) was 1.4 μm.
(3) Anisotropic conductive film The ratio of the liquid epoxy resin (epoxy equivalent 185) containing a high molecular weight epoxy resin and a microcapsule type latent curing agent was 20/80, and a 30% solution of ethyl acetate was obtained. To this solution, 5% by volume of conductive particles in which a Ni / Au metal coating having a thickness of 0.2 / 0.02 μm was added to polystyrene particles having a particle size of 8 ± 0.2 μm was added and mixed and dispersed. This dispersion was applied to a separator (silicone-treated polyethylene terephthalate film, thickness 40 μm) with a roll coater and dried at 110 ° C. for 20 minutes to obtain an anisotropic conductive film having a thickness of 15 μm.
(4) Connection The anisotropic conductive film was cut into 3 × 12 mm, which was slightly larger than the semiconductor chip, and attached to the wiring board. Thereafter, the separator was peeled off, the pads of the semiconductor chip and the terminals of the circuit board were aligned, and connected at 170 ° C., 20 kgf / mm 2 for 15 seconds.
(5) Evaluation When the opposing electrodes were evaluated as connection resistance and between adjacent electrodes as insulation resistance, the connection resistance was 0.1Ω or less and the insulation resistance was 10 8 Ω or more, which were 85 ° C. and 85%. Even after treatment with RH for 1000 hours, there was almost no change, and good long-term reliability was exhibited. When the cross section of this connection body was polished and observed with a microscope, it was a connection structure corresponding to FIG. Further, the semiconductor chip was hardly warped, and there were no bubbles in the connection part.
実施例2
実施例1と同様であるが、配線基板の構成を変えた。すなわち厚み250μmのポリエチレンテレフタレートフィルムにAgペーストにより、印刷法で厚み15μmの回路及びダミー電極(平均粗さが2.3μm)を形成した。同様に評価したところ、この場合も図1相当の接続構造であるが、半導体チップの反りは見られず、気泡混入も少なく良好な長期信頼性を示した。接続抵抗はAgペースト回路のため、実施例1に比べ若干高いものの1Ω以下であり、絶縁抵抗は108Ω以上であった。
Example 2
Although it is the same as that of Example 1, the structure of the wiring board was changed. That is, a circuit and a dummy electrode (average roughness of 2.3 μm) having a thickness of 15 μm were formed by a printing method using Ag paste on a polyethylene terephthalate film having a thickness of 250 μm. When evaluated in the same manner, the connection structure shown in FIG. 1 was obtained in this case as well, but no warping of the semiconductor chip was observed, and there was little air bubble mixing, indicating good long-term reliability. Since the connection resistance was an Ag paste circuit, it was 1Ω or less, although it was slightly higher than Example 1, and the insulation resistance was 10 8 Ω or more.
比較例1〜2
実施例1〜2と同様であるが、配線基板のダミー電極を設けなかった。ガラスエポキシ(比較例1)及びフィルム(比較例2)基板と共に、接続抵抗が最大100Ω程度と高く、85℃、85%RH1000時間処理後にオープンが発生した。これらは半導体チップの中央部が凹んだ形の反りが見られた。
Comparative Examples 1-2
Although it is the same as that of Examples 1-2, the dummy electrode of the wiring board was not provided. Together with the glass epoxy (Comparative Example 1) and film (Comparative Example 2) substrate, the connection resistance was as high as about 100Ω maximum, and an open occurred after treatment at 85 ° C. and 85% RH for 1000 hours. These were warped in a shape where the central part of the semiconductor chip was recessed.
実施例3〜4
実施例1〜2と同様であるが、異方導電フィルムに粒径3±0.1μmのNi粒子をさらに2体積%添加したものを用いた。同様に接続評価したところ、ガラスエポキシ(実施例3)及びフィルム(実施例4)基板共に、接続部の厚みはNi粒子の粒径3μm近くで一定厚みで接続され、ポリスチレン系粒子は変形して電極との接続面積が増加して接続され良好な長期信頼性を示した。
Examples 3-4
Although it is the same as that of Examples 1-2, what added 2 volume% of Ni particle | grains with a particle size of 3 +/- 0.1 micrometer further to the anisotropic conductive film was used. When the connection evaluation was made in the same manner, both the glass epoxy (Example 3) and the film (Example 4) substrate were connected at a constant thickness with a Ni particle diameter of 3 μm, and the polystyrene particles were deformed. The connection area with the electrode increased and it was connected and showed good long-term reliability.
実施例5
実施例1と同様であるが、配線基板のダミー電極の形状を1辺が1mmの外側に開いたエル字状とし、領域内のダミー電極の占める面積比は約40%とした。この場合も半導体チップの反りは見られず、良好な長期信頼性を示した。ダミー電極を中央部から端部にかけて気泡が押出されて内部に残りにくい構成としたので、接続部に気泡のない良好な接続が得られた。
Example 5
Although it is the same as that of Example 1, the shape of the dummy electrode of the wiring board is an ellipse with one side opened to the outside of 1 mm, and the area ratio of the dummy electrode in the region is about 40%. Also in this case, no warpage of the semiconductor chip was observed, and good long-term reliability was shown. Since the dummy electrode has a structure in which air bubbles are pushed out from the central portion to the end portion and hardly remain inside, a good connection without bubbles in the connection portion was obtained.
実施例6
実施例3と同様であるが、半導体チップのパッド上にAuバンプ(窒化ケイ素面からの高さ3μm)を形成した。この場合も良好な長期信頼性を示した。ダミー電極は配線基板側のみに形成し半導体チップに形成しなかったが、Ni粒子の粒径3μm近くで接続され、良好な結果を示した。
Example 6
As in Example 3, Au bumps (3 μm height from the silicon nitride surface) were formed on the pads of the semiconductor chip. Again, good long-term reliability was demonstrated. Although the dummy electrode was formed only on the wiring substrate side and not on the semiconductor chip, it was connected with a Ni particle diameter of about 3 μm, and a good result was shown.
実施例7〜9及び比較例3
実施例1と同様であるが、半導体チップ及び配線基板のダミー電極の形状を変更した。半導体チップは大きさ5mm角で、厚みを0.05mm(実施例7)、0.1mm(100μm‥実施例8)、0.3mm(実施例9)、0.6mm(比較例)と変動させた、接続面は厚み1.5μmの窒化ケイ素で覆われ、4辺の周縁部周囲にパッドと呼ばれる100μm角のアルミ電極の露出部が100個形成されているテスト用チップを用いた。配線基板は実施例1と同様で、厚みが0.1mmのガラスエポキシ基板に、前記ICチップの電極パッドのサイズに対応する厚み15μmの銅箔よりなる回路端子、及び回路端子に囲まれた領域内に、前記回路(突起電極)と略同等高さの幅ピッチが1mmの外側に開いたエル字状(図6b相当)とし、領域内のダミー電極の占める面積比は約60%とした。実施例7〜9は、半導体チップの反りは見られず、良好な長期信頼性を示した。接続部に気泡のない良好な接続が得られた。半導体チップを接続した基板を丸棒を軸に曲げたところ、丸棒の半径が実施例7から順に10mm、25mm(実施例8)、40mm(実施例9)の変形迄電気的接続が保たれ、半導体チップの薄い程柔軟性があり、いずれも実用性を有するものであった。一方、比較例3の従来厚みの半導体チップの場合、チップの柔軟性がないために、100mmで簡単に断線が発生し、曲げ強度に劣った。
Examples 7 to 9 and Comparative Example 3
Although it is the same as that of Example 1, the shape of the dummy electrode of a semiconductor chip and a wiring board was changed. The semiconductor chip is 5 mm square and has a thickness of 0.05 mm (Example 7), 0.1 mm (100 μm... Example 8), 0.3 mm (Example 9), and 0.6 mm (Comparative Example). Further, a test chip was used in which the connection surface was covered with silicon nitride having a thickness of 1.5 μm, and 100 exposed portions of 100 μm square aluminum electrodes called pads were formed around the periphery of the four sides. The wiring board is the same as in Example 1, a glass epoxy board having a thickness of 0.1 mm, a circuit terminal made of a copper foil having a thickness of 15 μm corresponding to the size of the electrode pad of the IC chip, and a region surrounded by the circuit terminals Inside, the circuit (projection electrode) has an L-shape (corresponding to FIG. 6B) opened to the outside with a width pitch of approximately 1 mm, and the area ratio of the dummy electrode in the region is about 60%. In Examples 7 to 9, no warpage of the semiconductor chip was observed, and good long-term reliability was exhibited. A good connection without bubbles in the connection was obtained. When the substrate to which the semiconductor chip was connected was bent with a round bar as the axis, the electrical connection was maintained until the round bar had a radius of 10 mm, 25 mm (Example 8), and 40 mm (Example 9). The thinner the semiconductor chip is, the more flexible it is, and all are practical. On the other hand, in the case of the conventional thickness semiconductor chip of Comparative Example 3, since the chip was not flexible, disconnection occurred easily at 100 mm, and the bending strength was poor.
実施例10、参考例1、2
実施例7と同様であるが、ダミー電極の形状を半円状(図6c相当、参考例1)、コの字状(図6d相当、参考例2)、三角放射状(図6e相当、実施例10)とした。初期接続抵抗は参考例1、2、実施例10から順に0.015、0.022、0.012Ωであった。各参考例、実施例で半導体チップの反りは見られず、良好な長期信頼性を示した。いずれも接続部に気泡のない良好な接続が得られた。
Example 10, Reference Examples 1 and 2
Same as Example 7, but the dummy electrodes are semicircular (corresponding to FIG. 6c, Reference Example 1), U-shaped (corresponding to FIG. 6d, Reference Example 2), triangular radial (corresponding to FIG. 6e, Example) 10). The initial connection resistances were 0.015, 0.022, and 0.012Ω in order from Reference Examples 1 and 2 and Example 10. In each of the reference examples and examples, no warpage of the semiconductor chip was observed, and good long-term reliability was shown. In any case, a good connection with no bubbles at the connection part was obtained.
比較例4
実施例7と同様であるが、ダミー電極の形状を3mm角の四角形とし接続領域の中央に1個形成した。この場合の接続抵抗の平均は12Ωであり、実施例7の0.010Ωに比べ接続抵抗が高く、ばらつきも大きかった。比較例4の場合、接続時に接着剤が排除され難く、ダミー電極の周辺に気泡が多く観察された。またダミー電極が接続領域の中央に1個のみ形成されているので、曲げ試験で50mmに柔軟性接続が低下した。
Comparative Example 4
Although the same as in Example 7, the shape of the dummy electrode was a 3 mm square and one was formed in the center of the connection region. In this case, the average connection resistance was 12Ω, which was higher than the 0.010Ω in Example 7, and the variation was large. In the case of Comparative Example 4, it was difficult to remove the adhesive at the time of connection, and many bubbles were observed around the dummy electrode. In addition, since only one dummy electrode is formed at the center of the connection region, the flexible connection was lowered to 50 mm in the bending test.
1.半導体チップ 2.電極
3.絶縁層 4.基板
5.回路 6.ダミー電極
7.突起電極 8.接続面
11.接着剤 12.導電粒子
13.硬質粒子
1. Semiconductor chip Electrode 3. Insulating
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005232225A JP3862089B2 (en) | 1995-05-22 | 2005-08-10 | Semiconductor chip connection structure and wiring board used therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12202695 | 1995-05-22 | ||
JP2005232225A JP3862089B2 (en) | 1995-05-22 | 2005-08-10 | Semiconductor chip connection structure and wiring board used therefor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12288896A Division JP3724606B2 (en) | 1995-05-22 | 1996-05-17 | Semiconductor chip connection structure and wiring board used therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006041545A JP2006041545A (en) | 2006-02-09 |
JP3862089B2 true JP3862089B2 (en) | 2006-12-27 |
Family
ID=35906113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005232225A Expired - Fee Related JP3862089B2 (en) | 1995-05-22 | 2005-08-10 | Semiconductor chip connection structure and wiring board used therefor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3862089B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008085287A (en) * | 2006-08-28 | 2008-04-10 | Hitachi Chem Co Ltd | Method for connecting circuit member |
JP2011187699A (en) * | 2010-03-09 | 2011-09-22 | Nec Corp | Semiconductor device and method of manufacturing the same |
KR102588228B1 (en) * | 2018-08-08 | 2023-10-13 | 엘지디스플레이 주식회사 | Integrated Circuit Package and Display Device using the Same |
-
2005
- 2005-08-10 JP JP2005232225A patent/JP3862089B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006041545A (en) | 2006-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100273499B1 (en) | Semiconductor device having a semiconductor chip electrically connected to a wiring substrate | |
JP3724606B2 (en) | Semiconductor chip connection structure and wiring board used therefor | |
JP3862090B2 (en) | Semiconductor chip connection structure and wiring board used therefor | |
EP0662256A1 (en) | An electrical connecting structure and a method for electrically connecting terminals to each other | |
JPH08148213A (en) | Connection member and structure and method for connecting electrode using the same | |
JP3862089B2 (en) | Semiconductor chip connection structure and wiring board used therefor | |
JP3883010B2 (en) | Semiconductor chip connection structure and wiring board used therefor | |
JP3622792B2 (en) | Connection member and electrode connection structure and connection method using the connection member | |
JP2006339160A (en) | Thermosetting circuit connection member, connection structure of electrode using it and connection method of electrode | |
JP4993877B2 (en) | Anisotropic conductive adhesive sheet and finely connected structure | |
JP2004140366A (en) | Method for connecting electrode | |
JP2004006417A (en) | Connecting element and connection structure of electrode using this | |
JP6783537B2 (en) | Manufacturing method of the connector | |
JPH08148210A (en) | Connection member | |
JP2008112732A (en) | Connecting method of electrode | |
JP4572929B2 (en) | Connection member and electrode connection structure using the same | |
JP4670859B2 (en) | Connection member and electrode connection structure using the same | |
JP2004111993A (en) | Method for connecting electrode and connecting member for use in the same | |
JP2007103545A (en) | Connection structure and method of manufacturing same | |
JP2004165659A (en) | Method of connecting electrodes and connecting structure of electrodes obtained by the same | |
JPH08148212A (en) | Connection member and structure and method for connecting electrode using the same | |
JP2000003621A (en) | Anisotropic conductive film and conductive connecting structure | |
JP2004020930A (en) | Liquid crystal display | |
JP4670858B2 (en) | Repair property imparting method and connecting member | |
JP4760993B2 (en) | Connection member and electrode connection structure using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060608 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060804 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060907 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060920 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091006 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101006 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111006 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121006 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131006 Year of fee payment: 7 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131006 Year of fee payment: 7 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |