Nothing Special   »   [go: up one dir, main page]

JP2013038165A - Joining substrate with through wiring - Google Patents

Joining substrate with through wiring Download PDF

Info

Publication number
JP2013038165A
JP2013038165A JP2011171906A JP2011171906A JP2013038165A JP 2013038165 A JP2013038165 A JP 2013038165A JP 2011171906 A JP2011171906 A JP 2011171906A JP 2011171906 A JP2011171906 A JP 2011171906A JP 2013038165 A JP2013038165 A JP 2013038165A
Authority
JP
Japan
Prior art keywords
substrate
wiring
layer
resin
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011171906A
Other languages
Japanese (ja)
Other versions
JP6002372B2 (en
Inventor
Yuuki Sudo
勇気 須藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujikura Ltd
Original Assignee
Fujikura Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujikura Ltd filed Critical Fujikura Ltd
Priority to JP2011171906A priority Critical patent/JP6002372B2/en
Publication of JP2013038165A publication Critical patent/JP2013038165A/en
Application granted granted Critical
Publication of JP6002372B2 publication Critical patent/JP6002372B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a joining substrate with through wiring which prevents an electrode from being damaged due to thermal expansion of a resin disposed in a through hole.SOLUTION: A joining substrate with through wiring 10A includes: a first substrate 1 where an electrode layer 2 is formed on one surface 1a; and a second substrate 4 joined to the first substrate 1 through the electrode layer 2 and a joining resin layer 3 and has: a through hole 5 penetrating the first substrate 1 until the electrode layer 2 is exposed from the other surface 1b side of the first substrate 1; a through wiring layer 6 covering an inner side surface 5c of the through hole 5 and the electrode layer 2 in the through hole 5; and a filling resin part 7 covering the through wiring layer 6 and filling the through hole 5. The Young's modulus of a resin forming the filling resin part 7 is smaller than the Young's modulus of a resin forming the joining resin layer 3.

Description

本発明は、貫通配線付き接合基板に関する。より詳しくは、本発明は、貫通配線を有する第一基板に接合樹脂層を介して接着された第二基板を有する貫通配線付き接合基板に関する。   The present invention relates to a bonded substrate with through wiring. More specifically, the present invention relates to a bonded substrate with a through wiring having a second substrate bonded to a first substrate having a through wiring through a bonding resin layer.

従来、基板の一面に形成された接続電極と、基板の他面から接続電極まで貫通した貫通孔と、貫通孔の内部に形成された貫通電極(貫通配線)と、を有する半導体基板が、接着材を介してガラス板と接合された接合基板が知られている(特許文献1)。この貫通孔の内部には、貫通孔の内壁面に形成された貫通電極層を保護するために、樹脂が充填されている。   Conventionally, a semiconductor substrate having a connection electrode formed on one surface of a substrate, a through hole penetrating from the other surface of the substrate to the connection electrode, and a through electrode (through wiring) formed inside the through hole is bonded. A bonded substrate bonded to a glass plate via a material is known (Patent Document 1). The inside of the through hole is filled with resin in order to protect the through electrode layer formed on the inner wall surface of the through hole.

特開2009−200228号公報JP 2009-200288 A

特許文献1等に開示された従来の接合基板(図6参照)では、貫通孔105の底部において、接続電極102と貫通電極106とが積層してなる接続部にクラックが生じることがあった(図7参照)。そして、このクラックが次第に拡大し、接続電極102と貫通電極106との電気的接続が断たれてしまうことがあった。これは、接合基板に温度変化が生じた場合に、貫通孔105内に充填されている絶縁樹脂107が膨張して、接続電極102と貫通電極106とが積層してなる接続部を変形させることが原因であると推定される。   In the conventional bonding substrate (see FIG. 6) disclosed in Patent Document 1 or the like, a crack may occur in a connection portion formed by laminating the connection electrode 102 and the through electrode 106 at the bottom of the through hole 105 ( (See FIG. 7). Then, this crack gradually expands, and the electrical connection between the connection electrode 102 and the through electrode 106 may be broken. This is because, when a temperature change occurs in the bonding substrate, the insulating resin 107 filled in the through hole 105 expands and deforms the connection portion in which the connection electrode 102 and the through electrode 106 are laminated. Is presumed to be the cause.

本発明は上記事情に鑑みてなされたものであり、貫通孔内に配した樹脂が熱膨張することによって接続電極と貫通電極とが積層してなる接続部を破損することを防止した貫通配線付き接合基板の提供を課題とする。   The present invention has been made in view of the above circumstances, and has a through wiring that prevents the connection portion formed by laminating the connection electrode and the through electrode from being damaged due to thermal expansion of the resin disposed in the through hole. It is an object to provide a bonded substrate.

本発明の請求項1に記載の貫通配線付き接合基板は、一面に電極層が形成された第一基板、及び
前記電極層と接合樹脂層を介して、前記第一基板と接合された第二基板とを備えた貫通配線付き接合基板であって、
前記第一基板の他面側から前記電極層が露出するまで前記第一基板を貫通する貫通孔と、
前記貫通孔の内部において、前記貫通孔の内側面及び前記電極層を覆う貫通配線層と、
前記貫通配線層を覆い、前記貫通孔の内部に充填された充填樹脂部とを有し、
前記充填樹脂部を構成する樹脂のヤング率は、前記接合樹脂層を構成する樹脂のヤング率よりも小さいことを特徴とする。
According to a first aspect of the present invention, there is provided a bonded substrate with a through wiring, the first substrate having an electrode layer formed on one surface thereof, and the second substrate bonded to the first substrate via the electrode layer and the bonding resin layer. A junction substrate with a through wiring comprising a substrate,
A through-hole penetrating the first substrate until the electrode layer is exposed from the other surface side of the first substrate;
Inside the through hole, a through wiring layer covering the inner surface of the through hole and the electrode layer,
Covering the through wiring layer and having a filled resin portion filled in the through hole;
The Young's modulus of the resin constituting the filled resin portion is smaller than the Young's modulus of the resin constituting the bonding resin layer.

本発明の貫通配線付き接合基板によれば、貫通配線付き接合基板の温度上昇に伴って充填樹脂部が膨張したとしても、電極層と貫通配線層とが積層してなる接続部を間に挟んで対向する接合樹脂層が、接続部を支持する。このため、接続部の変形が抑制され、接続部の破損を防止できる。この結果、電極層と貫通配線層との電気的接続の信頼性を高められる。   According to the bonding substrate with through wiring of the present invention, even if the filling resin portion expands as the temperature of the bonding substrate with through wiring expands, the connection portion formed by laminating the electrode layer and the through wiring layer is sandwiched therebetween. The bonding resin layers facing each other support the connecting portion. For this reason, a deformation | transformation of a connection part is suppressed and damage to a connection part can be prevented. As a result, the reliability of electrical connection between the electrode layer and the through wiring layer can be improved.

本発明の請求項2に記載の貫通配線付き接合基板は、請求項1において、前記充填樹脂部を構成する樹脂のガラス転移温度が、前記接合樹脂層を構成する樹脂のガラス転移温度以下であることを特徴とする。
この構成によれば、充填樹脂部又は接合樹脂層のガラス転移温度より高い温度においても、「充填樹脂部のヤング率」<「接合樹脂層のヤング率」の関係を確実に維持できる。一般的な樹脂は、そのガラス転移温度を超えた状態ではヤング率が低下する(軟化する)。よって、本発明の貫通配線付き接合基板の温度が上昇する際、接合樹脂層が軟化するよりも前に充填樹脂部が軟化するので、充填樹脂部の膨張による前記接続部の変形および破損を一層確実に防止できる。
According to a second aspect of the present invention, there is provided the bonding substrate with through wiring according to the first aspect, wherein the glass transition temperature of the resin constituting the filling resin portion is equal to or lower than the glass transition temperature of the resin constituting the bonding resin layer. It is characterized by that.
According to this configuration, even at a temperature higher than the glass transition temperature of the filling resin portion or the bonding resin layer, the relationship of “Young's modulus of the filling resin portion” <“Young's modulus of the bonding resin layer” can be reliably maintained. In general resins, Young's modulus decreases (softens) when the glass transition temperature is exceeded. Therefore, when the temperature of the bonding substrate with through wiring of the present invention rises, the filling resin portion softens before the bonding resin layer softens, so that the deformation and breakage of the connection portion due to the expansion of the filling resin portion is further increased. It can be surely prevented.

本発明の請求項3に記載の貫通配線付き接合基板は、請求項1又は2において、前記電極層の前記第二基板側に、パッシベーション層が形成されていることを特徴とする。
この構成によれば、パッシベーション層によって、電極層を保護できると共に電極層の構造的強度を高められるので、前記接続部の変形および破損を一層確実に防止できる。
According to a third aspect of the present invention, there is provided the bonding substrate with through wiring according to the first or second aspect, wherein a passivation layer is formed on the second substrate side of the electrode layer.
According to this configuration, the electrode layer can be protected by the passivation layer and the structural strength of the electrode layer can be increased. Therefore, deformation and breakage of the connecting portion can be prevented more reliably.

本発明の請求項4に記載の貫通配線付き接合基板は、請求項1〜3のいずれか一項において、前記電極層が、前記貫通配線層と接続する領域において、薄肉化されていることを特徴とする。
この構成によれば、前記電極層の厚さ方向に前記貫通配線層が入り込んでいるため、前記電極層と前記貫通配線層との機械的な結合が強固となる。したがって、前記接続部の破損を一層確実に防止できる。
According to a fourth aspect of the present invention, there is provided the bonding substrate with a through wiring according to any one of the first to third aspects, wherein the electrode layer is thinned in a region connected to the through wiring layer. Features.
According to this configuration, since the through wiring layer is inserted in the thickness direction of the electrode layer, mechanical coupling between the electrode layer and the through wiring layer is strengthened. Therefore, it is possible to more reliably prevent the connection portion from being damaged.

本発明の貫通配線付き接合基板によれば、貫通孔内に配した樹脂が熱膨張することによって電極を破損することを防止できる。この結果、貫通配線層と電極層との電気的接続の信頼性を高められる。   According to the bonded substrate with through wiring of the present invention, it is possible to prevent the electrode from being damaged by the thermal expansion of the resin disposed in the through hole. As a result, the reliability of electrical connection between the through wiring layer and the electrode layer can be improved.

本発明にかかる貫通配線付き接合基板の第一実施形態の断面を示す模式図である。It is a schematic diagram which shows the cross section of 1st embodiment of the joining board | substrate with a penetration wiring concerning this invention. 本発明にかかる貫通配線付き接合基板の第一実施形態の断面を示す模式図である。It is a schematic diagram which shows the cross section of 1st embodiment of the joining board | substrate with a penetration wiring concerning this invention. 本発明にかかる貫通配線付き接合基板の第二実施形態の断面を示す模式図である。It is a schematic diagram which shows the cross section of 2nd embodiment of the joining board | substrate with a penetration wiring concerning this invention. 接合樹脂と充填樹脂のヤング率比に対する応力の関係を示すグラフである。It is a graph which shows the relationship of the stress with respect to the Young's modulus ratio of joining resin and filling resin. 本発明にかかる貫通配線付き接合基板の製造方法の一例を示す模式的な断面図である。It is typical sectional drawing which shows an example of the manufacturing method of the joining board | substrate with a penetration wiring concerning this invention. 従来の貫通配線付き接合基板の断面を示す模式図である。It is a schematic diagram which shows the cross section of the conventional joining board | substrate with a through wiring. 従来の貫通配線付き接合基板において、充填樹脂が熱膨張している様子を示す模式的な断面図である。It is typical sectional drawing which shows a mode that filling resin is thermally expanding in the conventional joining board | substrate with a through-wiring.

以下、好適な実施の形態に基づき、図面を参照して本発明を説明する。
[貫通配線付き接合基板10A]
図1は本発明にかかる貫通配線付き接合基板の第一実施形態である貫通配線付き接合基板10Aの断面図である。
The present invention will be described below based on preferred embodiments with reference to the drawings.
[Junction substrate 10A with through wiring]
FIG. 1 is a cross-sectional view of a bonding substrate 10A with a through wiring that is a first embodiment of the bonding substrate with a through wiring according to the present invention.

貫通配線付き接合基板10Aは、一面1aに電極層2が形成された第一基板1、及び電極層2と接合樹脂層3を介して、第一基板1と接合された第二基板4とを備えている。
さらに貫通配線付き接合基板10Aは、第一基板1の他面1b側から電極層2が露出するまで第一基板1を貫通する貫通孔5と、貫通孔5の内部において、貫通孔5の内側面5c及び電極層2を覆う貫通配線層6と、貫通配線層6を覆い貫通孔5の内部に充填された充填樹脂部7とを有している。
また、貫通配線付き接合基板10Aにおいて、充填樹脂部7を構成する樹脂のヤング率E1は、接合樹脂層3を構成する樹脂のヤング率E2よりも小さい。
A bonding substrate 10A with a through wiring includes a first substrate 1 having an electrode layer 2 formed on one surface 1a, and a second substrate 4 bonded to the first substrate 1 via the electrode layer 2 and the bonding resin layer 3. I have.
Furthermore, the bonding substrate 10A with the through wiring includes a through hole 5 that penetrates the first substrate 1 until the electrode layer 2 is exposed from the other surface 1b side of the first substrate 1, and the inside of the through hole 5 within the through hole 5. It has a through wiring layer 6 that covers the side surface 5 c and the electrode layer 2, and a filling resin portion 7 that covers the through wiring layer 6 and is filled in the through hole 5.
Further, in the bonded substrate board 10 </ b> A with the through wiring, the Young's modulus E <b> 1 of the resin constituting the filling resin portion 7 is smaller than the Young's modulus E <b> 2 of the resin constituting the bonding resin layer 3.

第一基板1の材料は特に制限されず、公知の配線基板に使用される材料が適用でき、例えばシリコン、ガラスが用いられる。
第二基板4の材料は特に制限されず、公知の配線基板に使用される材料が適用でき、例えばシリコン、ガラス、樹脂等が用いられる。
第一基板1の材料と第二基板4の材料とは、同じであっても異なっていてもよい。
第一基板1の厚さは特に制限されず、本発明の貫通配線付き接合基板の用途に応じて適宜設定できる。例えば5μm〜300μmとすれば良い。
The material in particular of the 1st board | substrate 1 is not restrict | limited, The material used for a well-known wiring board can be applied, for example, silicon | silicone and glass are used.
The material in particular of the 2nd board | substrate 4 is not restrict | limited, The material used for a well-known wiring board can be applied, for example, silicon, glass, resin etc. are used.
The material of the first substrate 1 and the material of the second substrate 4 may be the same or different.
The thickness in particular of the 1st board | substrate 1 is not restrict | limited, According to the use of the joining board | substrate with a through-wire of this invention, it can set suitably. For example, the thickness may be 5 μm to 300 μm.

第一基板1の一面1aに形成された電極層2の材料は、導電性物質であれば特に制限されず、公知の配線基板に使用される金属が使用できる。例えば、銅、スズ、アルミニウム、金、銅−スズ合金等が挙げられる。   The material of the electrode layer 2 formed on the one surface 1a of the first substrate 1 is not particularly limited as long as it is a conductive substance, and a metal used for a known wiring board can be used. For example, copper, tin, aluminum, gold, a copper-tin alloy, etc. are mentioned.

電極層2の厚さは特に制限されず、通常0.1μm〜20μmであれば良く、0.5μm〜15μmが好ましく、1μm〜10μmがより好ましく、1μm〜5μmが更に好ましい。
上記範囲の下限値以上であると、電極層2の構造的強度を高められる。上記範囲の上限値以下であると、電極層2と貫通配線層6の電気的接続における電気抵抗を低減できる。
The thickness of the electrode layer 2 is not particularly limited, and may be usually 0.1 μm to 20 μm, preferably 0.5 μm to 15 μm, more preferably 1 μm to 10 μm, and still more preferably 1 μm to 5 μm.
When it is at least the lower limit of the above range, the structural strength of the electrode layer 2 can be increased. When it is below the upper limit of the above range, the electrical resistance in electrical connection between the electrode layer 2 and the through wiring layer 6 can be reduced.

第一基板1には貫通孔5が形成されている。貫通孔5は、第一基板1の他面1bから一面1aに配された電極層2まで貫通している。つまり、貫通孔5の底部5dを覆って蓋となる様に電極層2が配されている。貫通孔5の一端は、第一基板1の他面1bに開口している。   A through hole 5 is formed in the first substrate 1. The through hole 5 penetrates from the other surface 1b of the first substrate 1 to the electrode layer 2 disposed on the first surface 1a. That is, the electrode layer 2 is disposed so as to cover the bottom 5d of the through hole 5 and serve as a lid. One end of the through hole 5 is open to the other surface 1 b of the first substrate 1.

貫通孔5の孔径、開口径、形状及び経路は特に制限されず、貫通孔5の目的に応じて、所望のものとすれば良い。
前記孔径としては、例えば50μm〜100μmとすれば良い。前記開口径としては、例えば50μm〜100μmとすれば良い。
前記形状としては、図1の様に、貫通孔5の断面において対向する二つの内側面5cが平行となる形状であっても良いし、非平行であってもよい。非平行の場合、貫通孔5の底部5dから開口部に向けて孔径が拡がるテーパー形状であることが好ましい。このようなテーパー形状であると、熱膨張した充填樹脂部7が開口部側に逃げることがより容易となり、貫通孔5の底部5dに配された電極層2及び貫通配線層6の変形や破損をより一層防止することができる。
The hole diameter, opening diameter, shape, and path of the through hole 5 are not particularly limited, and may be set as desired according to the purpose of the through hole 5.
The hole diameter may be 50 μm to 100 μm, for example. The opening diameter may be, for example, 50 μm to 100 μm.
As shown in FIG. 1, the shape may be such that the two inner side surfaces 5 c facing each other in the cross section of the through-hole 5 are parallel or non-parallel. In the case of non-parallel, it is preferably a taper shape in which the hole diameter increases from the bottom 5d of the through hole 5 toward the opening. With such a tapered shape, it becomes easier for the thermally expanded filling resin portion 7 to escape to the opening side, and the electrode layer 2 and the through wiring layer 6 disposed on the bottom portion 5d of the through hole 5 are deformed or damaged. Can be further prevented.

貫通孔5の「深さ」/「開口径」の比(アスペクト比)としては、1/1〜20/1が好ましく、1/1〜10/1がより好ましく、1/1〜5/1が更に好ましい。
上記範囲の下限値以上であると、貫通孔5の孔径が太くなり過ぎず、貫通孔5が第一基板1を占有する体積を小さくすることができると共に、貫通孔5の第一基板1内における配置がより容易となる。
上記範囲の上限値以下であると、第一基板1の温度上昇による充填樹脂部7の熱膨張が生じる際、充填樹脂部7の膨張した部分を、貫通孔5の開口部側(第一基板1の他面1b側)に逃がすことができる。この結果、貫通孔5の底部5dには、充填樹脂部7の熱膨張による応力が加わり難くなり、電極層2及び貫通配線層6の変形や破損をより一層確実に防止できる。
The ratio (aspect ratio) of “depth” / “opening diameter” of the through-hole 5 is preferably 1/1 to 20/1, more preferably 1/1 to 10/1, and 1/1 to 5/1. Is more preferable.
When the diameter is equal to or greater than the lower limit of the above range, the diameter of the through-hole 5 does not become too large, and the volume occupied by the through-hole 5 in the first substrate 1 can be reduced, and the through-hole 5 in the first substrate 1 can be reduced. Is easier to arrange.
When the thermal expansion of the filling resin portion 7 due to the temperature rise of the first substrate 1 occurs when the temperature is below the upper limit of the above range, the expanded portion of the filling resin portion 7 is defined as the opening side of the through hole 5 (first substrate). 1 on the other surface 1b side). As a result, it becomes difficult to apply stress due to thermal expansion of the filling resin portion 7 to the bottom portion 5d of the through hole 5, and the deformation and breakage of the electrode layer 2 and the through wiring layer 6 can be more reliably prevented.

図1では、貫通孔5は第一基板1の厚さ方向に延設されている。言い換えると、貫通孔5は第一基板1の一面1a及び他面1bに対して垂直に延設されている。
本発明の貫通配線付き接合基板における貫通孔は、必ずしも第一基板の一面及び他面に垂直に延設されている必要はなく、第一基板の一面及び他面に対して斜めに延設されていても良い。
In FIG. 1, the through hole 5 extends in the thickness direction of the first substrate 1. In other words, the through-hole 5 extends perpendicularly to the one surface 1a and the other surface 1b of the first substrate 1.
The through hole in the bonding substrate with through wiring according to the present invention does not necessarily extend perpendicularly to one surface and the other surface of the first substrate, and extends obliquely with respect to the one surface and the other surface of the first substrate. May be.

貫通配線層6は、貫通孔5の内側面5c(内壁面5c)及び貫通孔5の底部5dに配された電極層2を覆っている。貫通孔5の底部5dにおいて、電極層2の上に貫通配線層6が積層されている。貫通配線層6は第一基板1の他面1bに配された表面配線8と接続されているので、電極層2は貫通配線層6を介して他面1bの表面配線8と電気的に接続されている。貫通配線層6の厚さは、例えば0.5μm〜10μmとすれば良い。   The through wiring layer 6 covers the electrode layer 2 disposed on the inner side surface 5 c (inner wall surface 5 c) of the through hole 5 and the bottom portion 5 d of the through hole 5. A through wiring layer 6 is laminated on the electrode layer 2 at the bottom 5 d of the through hole 5. Since the through wiring layer 6 is connected to the surface wiring 8 disposed on the other surface 1 b of the first substrate 1, the electrode layer 2 is electrically connected to the surface wiring 8 on the other surface 1 b through the through wiring layer 6. Has been. The thickness of the through wiring layer 6 may be 0.5 μm to 10 μm, for example.

充填樹脂部7は、貫通孔5の内部で貫通配線層6が占有しない空間を埋めると共に、第一基板1の他面1bの表面配線8を覆っている。   The filling resin portion 7 fills a space not occupied by the through wiring layer 6 inside the through hole 5 and covers the surface wiring 8 on the other surface 1 b of the first substrate 1.

接合樹脂層3は、第一基板1の一面1aと第二基板4の一面4aとを接着している。また、接合樹脂3は、電極層2の第二基板4側と第二基板4の一面4aとの間に介在し、両者を接着している。   The bonding resin layer 3 bonds the one surface 1 a of the first substrate 1 and the one surface 4 a of the second substrate 4. Further, the bonding resin 3 is interposed between the second substrate 4 side of the electrode layer 2 and the one surface 4a of the second substrate 4, and bonds the two together.

接合樹脂層3の厚さは特に制限されず、貫通配線付き接合基板の目的に応じて適宜調整される。例えば図2に示すように、第一基板1の一面1aに光学デバイス9やMEMSデバイスが形成されている場合、光学デバイス9のレンズやMEMSデバイスの可動機構の上方に空隙Sが必要となることがある。この場合、接合樹脂層3の厚さを比較的厚くして、空隙Sを確保する必要がある。接合樹脂層3の厚さを厚くすることによって、第一基板1の一面1aと第二基板4の一面4a間の距離を長くすることができるので、空隙Sを拡げられる。   The thickness of the bonding resin layer 3 is not particularly limited, and is appropriately adjusted according to the purpose of the bonding substrate with through wiring. For example, as shown in FIG. 2, when an optical device 9 or a MEMS device is formed on one surface 1a of the first substrate 1, a gap S is required above the lens of the optical device 9 or the movable mechanism of the MEMS device. There is. In this case, it is necessary to ensure the gap S by relatively increasing the thickness of the bonding resin layer 3. Since the distance between the one surface 1a of the first substrate 1 and the one surface 4a of the second substrate 4 can be increased by increasing the thickness of the bonding resin layer 3, the gap S can be expanded.

貫通配線層6及び電極層2を支持する接合樹脂層3が比較的薄い場合(例えば1.0μm〜10μm)には、第二基板4の一面4aが接合樹脂層3を支持することによって、間接的に貫通配線層6及び電極層2を支持できる。
一方、接合樹脂層3が比較的厚い場合(例えば30μm〜100μm)には、第二基板4の間接的な支持が得られないため、実質的に接合樹脂層3のみで、貫通配線層6及び電極層2を支持することになる。この場合、接合樹脂層3を構成する樹脂のヤング率と充填樹脂部7を構成する樹脂のヤング率との関係が特に重要となる。
When the bonding resin layer 3 that supports the through wiring layer 6 and the electrode layer 2 is relatively thin (for example, 1.0 μm to 10 μm), the first surface 4a of the second substrate 4 supports the bonding resin layer 3 to indirectly Thus, the through wiring layer 6 and the electrode layer 2 can be supported.
On the other hand, when the bonding resin layer 3 is relatively thick (for example, 30 μm to 100 μm), since the indirect support of the second substrate 4 cannot be obtained, only the bonding resin layer 3 and the through wiring layer 6 and The electrode layer 2 is supported. In this case, the relationship between the Young's modulus of the resin constituting the bonding resin layer 3 and the Young's modulus of the resin constituting the filling resin portion 7 is particularly important.

充填樹脂部7を構成する樹脂(充填樹脂)及び接合樹脂層3を構成する樹脂(接合樹脂)は、各々のヤング率が所定の関係となるように選定されている。前記所定の関係とは、「接合樹脂層3のヤング率E1」>「充填樹脂部7の樹脂のヤング率E2」である。この関係が満たされる樹脂の組み合わせであれば、各樹脂の種類は特に限定されない。   The resin (filling resin) constituting the filling resin portion 7 and the resin (joining resin) constituting the bonding resin layer 3 are selected so that their Young's moduli have a predetermined relationship. The predetermined relationship is “Young's modulus E1 of the bonding resin layer 3”> “Young's modulus E2 of the resin of the filling resin portion 7”. The type of each resin is not particularly limited as long as it is a combination of resins satisfying this relationship.

接合樹脂層3を構成する樹脂及びを充填樹脂部7構成する樹脂の好適な組み合わせとしては、例えば以下の表1に示すものが挙げられる。ここで例示した樹脂の組み合わせであると、充填樹脂部7が熱膨張する際に、接合樹脂層3が貫通配線層6及び電極層2を支持して、その変形や破損を防止することがより一層確実となる。   Examples of suitable combinations of the resin constituting the bonding resin layer 3 and the resin constituting the filling resin portion 7 include those shown in Table 1 below. When the resin combination illustrated here is used, when the filling resin portion 7 is thermally expanded, the bonding resin layer 3 supports the through wiring layer 6 and the electrode layer 2 to prevent deformation and breakage thereof. It will be even more certain.

Figure 2013038165
Figure 2013038165

本明細書及び特許請求の範囲において、各樹脂のヤング率は、板状及びフィルム状樹脂の引張特性の試験方法を定めたJIS K 7163(1994年)の方法・条件で測定されたものである。
各樹脂のヤング率は温度によって変化するが、前記所定の関係は、各樹脂のガラス転移温度を超えない限り維持される。したがって、本発明の貫通配線付き接合基板は上記温度範囲で使用することが好ましい。
In the present specification and claims, the Young's modulus of each resin is measured by the method and conditions of JIS K 7163 (1994), which defines the test method for the tensile properties of plate-like and film-like resins. .
The Young's modulus of each resin varies with temperature, but the predetermined relationship is maintained as long as the glass transition temperature of each resin is not exceeded. Therefore, it is preferable to use the bonded substrate with through wiring of the present invention in the above temperature range.

本発明において、充填樹脂部7を構成する樹脂のガラス転移温度が、接合樹脂層3を構成する樹脂のガラス転移温度以下であることが好ましい。
このガラス転移温度の関係を満たす樹脂の組み合わせであると、充填樹脂部7又は接合樹脂層3のガラス転移温度より高い温度においても、「充填樹脂部7のヤング率E2」<「接合樹脂層3のヤング率E1」の関係を確実に維持できる。一般的な樹脂は、そのガラス転移温度を超えた状態ではヤング率が低下する(軟化する)。よって、本発明の上記貫通配線付き接合基板の温度が上昇する際、接合樹脂層3が軟化するよりも前に充填樹脂部7が軟化するので、充填樹脂部7の熱膨張による貫通配線層6及び電極層2の変形および破損を一層確実に防止できる。
In this invention, it is preferable that the glass transition temperature of resin which comprises the filling resin part 7 is below the glass transition temperature of resin which comprises the joining resin layer 3. FIG.
If the resin combination satisfies the relationship of the glass transition temperature, “Young's modulus E2 of the filled resin portion 7” <“bonding resin layer 3” even at a temperature higher than the glass transition temperature of the filled resin portion 7 or the bonding resin layer 3. The Young's modulus E1 "can be reliably maintained. In general resins, Young's modulus decreases (softens) when the glass transition temperature is exceeded. Therefore, when the temperature of the bonding substrate with through-wiring of the present invention rises, the filling resin portion 7 softens before the bonding resin layer 3 softens, so the through-wiring layer 6 due to thermal expansion of the filling resin portion 7. In addition, deformation and breakage of the electrode layer 2 can be prevented more reliably.

ここで、図1の貫通配線付き接合基板10Aにおいて、孔径=100μm及び深さ=200μmの貫通孔5内に充填樹脂部7を充填し、貫通配線層6=5μm、電極層2=1μm、接合樹脂層3=50μmの条件で、25℃→260℃の温度上昇が生じた場合の充填樹脂部7の熱膨張による、貫通配線層6及び電極層2に加わる応力を構造シミュレーションを用いて計算した。この結果を図3に示す。   Here, in the bonding substrate 10A with through wiring of FIG. 1, the filling resin portion 7 is filled in the through hole 5 having a hole diameter = 100 μm and a depth = 200 μm, the through wiring layer 6 = 5 μm, the electrode layer 2 = 1 μm, and the bonding The stress applied to the through wiring layer 6 and the electrode layer 2 due to the thermal expansion of the filled resin portion 7 when a temperature rise of 25 ° C. → 260 ° C. occurs under the condition of the resin layer 3 = 50 μm was calculated using a structural simulation. . The result is shown in FIG.

図3では、「接合樹脂のヤング率E1/充填樹脂のヤング率E2」で表されるヤング率比を横軸に取り、このヤング率比=1の場合の応力を基準(値=1)として、ヤング率比を変更した場合の応力を計算し、基準に対する比を求めて縦軸に取っている。   In FIG. 3, the Young's modulus ratio represented by “Young's modulus E1 of bonding resin / Young's modulus E2 of filled resin” is plotted on the horizontal axis, and the stress when this Young's modulus ratio = 1 is used as a reference (value = 1). The stress when the Young's modulus ratio is changed is calculated, and the ratio to the reference is calculated and taken on the vertical axis.

図3において、プロットAは、ヤング率比=1(接合樹脂のヤング率=0.3GPa/充填樹脂のヤング率=0.3GPa)の場合である。プロットBはヤング率比=5.7(接合樹脂のヤング率=1.7GPa/充填樹脂のヤング率=0.3GPa)の場合である。プロットCはヤング率比=11.7(接合樹脂のヤング率=3.5GPa/充填樹脂のヤング率=0.3GPa)の場合である。   In FIG. 3, plot A is a case where the Young's modulus ratio = 1 (the Young's modulus of the bonding resin = 0.3 GPa / Young's modulus of the filling resin = 0.3 GPa). Plot B shows the case where the Young's modulus ratio = 5.7 (the Young's modulus of the bonding resin = 1.7 GPa / Young's modulus of the filled resin = 0.3 GPa). Plot C is a case where the Young's modulus ratio = 11.7 (the Young's modulus of the bonding resin = 3.5 GPa / Young's modulus of the filling resin = 0.3 GPa).

図3の結果から、ヤング率比が高い値であるほど、貫通配線層6及び電極層2にかかる応力が低減する傾向があると言える。したがって、本発明の貫通配線付き接合基板において、ヤング率比が高いほど、貫通配線層6及び電極層2の変形や破損が防止できるので好ましい。ヤング率比の好適な範囲としては、1〜40が好ましく、5〜30がより好ましく、10〜20が更に好ましい。ヤング率比が1よりも小さいと、本発明の効果が得られにくくなる。ヤング率比が40よりも大きいと、接合樹脂の熱応力によって電極層にダメージが与えられる可能性がある。   From the results of FIG. 3, it can be said that the higher the Young's modulus ratio, the more the stress applied to the through wiring layer 6 and the electrode layer 2 tends to decrease. Therefore, in the bonded substrate with through wiring of the present invention, it is preferable that the Young's modulus ratio is high because deformation and breakage of the through wiring layer 6 and the electrode layer 2 can be prevented. As a suitable range of the Young's modulus ratio, 1 to 40 is preferable, 5 to 30 is more preferable, and 10 to 20 is still more preferable. When the Young's modulus ratio is smaller than 1, the effect of the present invention is hardly obtained. If the Young's modulus ratio is greater than 40, the electrode layer may be damaged by the thermal stress of the bonding resin.

[貫通配線付き接合基板10B]
図4は本発明にかかる貫通配線付き接合基板の第二実施形態である貫通配線付き接合基板10Bの断面図である。
図4において、図1〜2に示したものと同じ構成部材には同じ符号を付して、その説明を省略する。
本実施形態が、前述の第一実施形態と異なる点は、電極層2の第二基板4側に、パッシベーション層11が形成されている点である。パッシベーション層11によって、電極層2を保護できると共に、電極層2の構造的強度を高められるので、貫通配線層6及び電極層2の変形および破損を一層確実に防止できる。
[Junction substrate 10B with through wiring]
FIG. 4 is a cross-sectional view of a bonding substrate 10B with a through wiring which is a second embodiment of the bonding substrate with a through wiring according to the present invention.
In FIG. 4, the same components as those shown in FIGS.
This embodiment is different from the first embodiment described above in that a passivation layer 11 is formed on the second substrate 4 side of the electrode layer 2. The passivation layer 11 can protect the electrode layer 2 and increase the structural strength of the electrode layer 2, so that the through wiring layer 6 and the electrode layer 2 can be more reliably prevented from being deformed and damaged.

パッシベーション層11を構成する材料としては、SiN、SiO、ポリイミド、PBO等が例示できる。これらのなかでも、SiN、SiOのようなヤング率の大きい材料の方が、電極層の変形を抑制できるため、好ましい。 Examples of the material constituting the passivation layer 11 include SiN, SiO 2 , polyimide, and PBO. Among these, a material having a large Young's modulus such as SiN or SiO 2 is preferable because deformation of the electrode layer can be suppressed.

本発明において、電極層2が貫通配線層6と接続する領域において、薄肉化されていることが好ましい。   In the present invention, the electrode layer 2 is preferably thinned in a region where the electrode layer 2 is connected to the through wiring layer 6.

<貫通配線付き接合基板の製造方法>
本発明の貫通配線付き接合基板の製造方法を、貫通配線付き接合基板10Aを例として、図5を参照しながら説明する。
図示しないデバイスが形成されたシリコンからなる第一基板1の一面1aに、TEOSを用いたプラズマCVD等によってSiOからなる絶縁層12を形成する。次に前記絶縁層12の所定の位置に、スパッタ法やフォトリソグラフィによって銅からなる電極層2を形成する。この後、必要に応じて、CVD等によってパッシベーション層を形成してもよい。
つづいて、第一基板1の一面1aに、スクリーン印刷法等によって接合樹脂を塗工して、さらに石英ガラス製の第二基板4の一面4aを塗工面に貼り合せることによって、厚さ10〜50μmの接合樹脂層3を形成する(図5(a))。この後、必要に応じて、第一基板1の他面1bを研磨することによって、第一基板1の薄肉化を行う。
<Manufacturing method of bonded substrate with through wiring>
A method for manufacturing a bonded substrate with a through wiring according to the present invention will be described with reference to FIG.
An insulating layer 12 made of SiO 2 is formed on one surface 1a made of silicon on which a device (not shown) is formed by plasma CVD using TEOS or the like. Next, an electrode layer 2 made of copper is formed at a predetermined position of the insulating layer 12 by sputtering or photolithography. Thereafter, if necessary, a passivation layer may be formed by CVD or the like.
Subsequently, a bonding resin is applied to one surface 1a of the first substrate 1 by a screen printing method or the like, and further, one surface 4a of the second substrate 4 made of quartz glass is bonded to the coating surface, thereby obtaining a thickness of 10 to 10. A bonding resin layer 3 having a thickness of 50 μm is formed (FIG. 5A). Thereafter, the first substrate 1 is thinned by polishing the other surface 1b of the first substrate 1 as necessary.

次に、第一基板1の他面1bに所望のパターンの感光性樹脂からなるマスクを形成し(不図示)、CFやSF等のエッチングガスを用いたドライエッチング法によって、貫通孔5を形成する。これにより、第一基板1の一面1aに形成した電極層2が、貫通孔5の底部5dに露出する(図5(b))。このとき、貫通孔5の底部に位置する電極層2が、その厚さ方向に幾分エッチングされるようにするとよい。これにより、電極層2の表面不純物が除去されるため、電極層2と貫通配線層6との電気的な接続信頼性を高めることができる。さらに、前記電極層の厚さ方向に前記貫通配線層が入り込んでいるため、前記電極層と前記貫通配線層との機械的な結合が強固となる。
次に、形成した貫通孔5の内側面5c及び第一基板1の他面1bに、TEOSを用いたプラズマCVD等によってSiOからなる絶縁層13を形成する(図5(c))。
Next, a mask made of a photosensitive resin having a desired pattern is formed on the other surface 1b of the first substrate 1 (not shown), and the through hole 5 is formed by a dry etching method using an etching gas such as CF 4 or SF 6. Form. Thereby, the electrode layer 2 formed on the one surface 1a of the first substrate 1 is exposed at the bottom 5d of the through hole 5 (FIG. 5B). At this time, the electrode layer 2 located at the bottom of the through hole 5 is preferably etched somewhat in the thickness direction. Thereby, the surface impurities of the electrode layer 2 are removed, so that the electrical connection reliability between the electrode layer 2 and the through wiring layer 6 can be improved. Further, since the through wiring layer is inserted in the thickness direction of the electrode layer, the mechanical coupling between the electrode layer and the through wiring layer is strengthened.
Next, an insulating layer 13 made of SiO 2 is formed on the inner side surface 5c of the formed through hole 5 and the other surface 1b of the first substrate 1 by plasma CVD using TEOS (FIG. 5C).

つづいて、スパッタ法等によって、チタン、クロム、チタン−タングステン合金等からなるバリア層及び銅からなるめっきシード層を成膜して(不図示)、電解めっき法等によって、銅からなる貫通配線層6を形成する。この際、必要に応じて、第一基板1の他面1bに表面配線8を形成してもよい(図5(d))。   Subsequently, a barrier layer made of titanium, chromium, titanium-tungsten alloy or the like and a plating seed layer made of copper (not shown) are formed by sputtering or the like, and the through wiring layer made of copper is made by electrolytic plating or the like. 6 is formed. At this time, the surface wiring 8 may be formed on the other surface 1b of the first substrate 1 as necessary (FIG. 5D).

貫通孔5の空いている空間及び第一基板1の他面1bの所望の領域に、真空印刷法や真空ラミネート法によって、充填樹脂を配して充填樹脂部7を形成する(図5(e))。
以上の製法によって、本発明に掛かる貫通配線付き接合基板10Aが得られる。
A filling resin portion 7 is formed by arranging a filling resin in a space in which the through hole 5 is vacant and a desired region of the other surface 1b of the first substrate 1 by a vacuum printing method or a vacuum laminating method (FIG. 5 (e)). )).
By the above manufacturing method, 10 A of bonded substrates with a through wiring concerning this invention are obtained.

1…第一基板、1a…第一基板の一面、1b…第一基板の他面、2…電極層、3…接合樹脂層、4…第二基板、4a…第二基板の一面、5…貫通孔、5c…貫通孔の内側面(内壁面)、5d…貫通孔の底部、6…貫通配線層、7…充填樹脂部、8…表面配線、9…デバイス、10A,10B…本発明の貫通配線付き接合基板、11…パッシベーション層、12…絶縁層、13…絶縁層、100…従来の貫通配線付き接合基板、101…半導体基板、102…電極パッド、103…接着材、104…ガラス基板、105…貫通孔、106…配線層、107…配線保護樹脂 DESCRIPTION OF SYMBOLS 1 ... 1st board | substrate, 1a ... One surface of 1st substrate, 1b ... Other surface of 1st substrate, 2 ... Electrode layer, 3 ... Bonding resin layer, 4 ... Second substrate, 4a ... One surface of 2nd substrate, 5 ... Through hole, 5c ... inner surface (inner wall surface) of the through hole, 5d ... bottom of the through hole, 6 ... through wiring layer, 7 ... filled resin portion, 8 ... surface wiring, 9 ... device, 10A, 10B ... Bonding substrate with through wiring, 11 ... Passivation layer, 12 ... Insulating layer, 13 ... Insulating layer, 100 ... Conventional bonding substrate with through wiring, 101 ... Semiconductor substrate, 102 ... Electrode pad, 103 ... Adhesive, 104 ... Glass substrate , 105 through-hole, 106 wiring layer, 107 wiring protective resin

Claims (4)

一面に電極層が形成された第一基板、及び
前記電極層と接合樹脂層を介して、前記第一基板と接合された第二基板を備えた貫通配線付き接合基板であって、
前記第一基板の他面側から前記電極層が露出するまで前記第一基板を貫通する貫通孔と、
前記貫通孔の内部において、前記貫通孔の内側面及び前記電極層を覆う貫通配線層と、
前記貫通配線層を覆い、前記貫通孔の内部に充填された充填樹脂部とを有し、
前記充填樹脂部を構成する樹脂のヤング率は、前記接合樹脂層を構成する樹脂のヤング率よりも小さいことを特徴とする貫通配線付き接合基板。
A first substrate having an electrode layer formed on one surface, and a bonding substrate with a through-wiring comprising a second substrate bonded to the first substrate via the electrode layer and a bonding resin layer,
A through-hole penetrating the first substrate until the electrode layer is exposed from the other surface side of the first substrate;
Inside the through hole, a through wiring layer covering the inner surface of the through hole and the electrode layer,
Covering the through wiring layer and having a filled resin portion filled in the through hole;
A bonding substrate with through wiring, wherein a Young's modulus of a resin constituting the filling resin portion is smaller than a Young's modulus of a resin constituting the bonding resin layer.
前記充填樹脂部を構成する樹脂のガラス転移温度が、前記接合樹脂層を構成する樹脂のガラス転移温度以下であることを特徴とする請求項1に記載の貫通配線付き接合基板。 The bonding substrate with through wiring according to claim 1, wherein a glass transition temperature of a resin constituting the filling resin portion is equal to or lower than a glass transition temperature of a resin constituting the bonding resin layer. 前記電極層の前記第二基板側に、パッシベーション層が形成されていることを特徴とする請求項1又は2に記載の貫通配線付き接合基板。 The passivation substrate with through wiring according to claim 1, wherein a passivation layer is formed on the second substrate side of the electrode layer. 前記電極層が、前記貫通配線層と接続する領域において、薄肉化されていることを特徴とする請求項1〜3のいずれか一項に記載の貫通配線付き接合基板。 The junction substrate with through wiring according to claim 1, wherein the electrode layer is thinned in a region connected to the through wiring layer.
JP2011171906A 2011-08-05 2011-08-05 Bonding substrate with through wiring Expired - Fee Related JP6002372B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011171906A JP6002372B2 (en) 2011-08-05 2011-08-05 Bonding substrate with through wiring

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011171906A JP6002372B2 (en) 2011-08-05 2011-08-05 Bonding substrate with through wiring

Publications (2)

Publication Number Publication Date
JP2013038165A true JP2013038165A (en) 2013-02-21
JP6002372B2 JP6002372B2 (en) 2016-10-05

Family

ID=47887508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011171906A Expired - Fee Related JP6002372B2 (en) 2011-08-05 2011-08-05 Bonding substrate with through wiring

Country Status (1)

Country Link
JP (1) JP6002372B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9648741B2 (en) 2014-12-15 2017-05-09 Fujitsu Limited Electronic device and method for manufacturing electronic device

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000216290A (en) * 1999-01-26 2000-08-04 Hitachi Cable Ltd Semiconductor package
JP2005019522A (en) * 2003-06-24 2005-01-20 Sanyo Electric Co Ltd Semiconductor device and its manufacturing method
WO2005022631A1 (en) * 2003-08-28 2005-03-10 Fujikura Ltd. Semiconductor package and manufacturing method thereof
JP2005079475A (en) * 2003-09-02 2005-03-24 Fujikura Ltd Multilayer wiring board and manufacturing method thereof
JP2008251721A (en) * 2007-03-29 2008-10-16 Fujikura Ltd Through wiring board and its manufacturing method
WO2008153082A1 (en) * 2007-06-12 2008-12-18 Sumitomo Bakelite Company Limited Resin composition, embedding material, insulating layer, and semiconductor device
JP2009094230A (en) * 2007-10-05 2009-04-30 Fujikura Ltd Semiconductor device and manufacturing method thereof
JP2009224492A (en) * 2008-03-14 2009-10-01 Oki Semiconductor Co Ltd Semiconductor device and method of manufacturing the same
JP2010080897A (en) * 2008-09-29 2010-04-08 Panasonic Corp Semiconductor device and method for manufacturing the same
JP2010153756A (en) * 2008-12-26 2010-07-08 Panasonic Corp Semiconductor device
JP2011119432A (en) * 2009-12-03 2011-06-16 Seiko Epson Corp Semiconductor device and method of manufacturing semiconductor device

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000216290A (en) * 1999-01-26 2000-08-04 Hitachi Cable Ltd Semiconductor package
JP2005019522A (en) * 2003-06-24 2005-01-20 Sanyo Electric Co Ltd Semiconductor device and its manufacturing method
WO2005022631A1 (en) * 2003-08-28 2005-03-10 Fujikura Ltd. Semiconductor package and manufacturing method thereof
JP2005079475A (en) * 2003-09-02 2005-03-24 Fujikura Ltd Multilayer wiring board and manufacturing method thereof
JP2008251721A (en) * 2007-03-29 2008-10-16 Fujikura Ltd Through wiring board and its manufacturing method
WO2008153082A1 (en) * 2007-06-12 2008-12-18 Sumitomo Bakelite Company Limited Resin composition, embedding material, insulating layer, and semiconductor device
JP2009094230A (en) * 2007-10-05 2009-04-30 Fujikura Ltd Semiconductor device and manufacturing method thereof
JP2009224492A (en) * 2008-03-14 2009-10-01 Oki Semiconductor Co Ltd Semiconductor device and method of manufacturing the same
JP2010080897A (en) * 2008-09-29 2010-04-08 Panasonic Corp Semiconductor device and method for manufacturing the same
JP2010153756A (en) * 2008-12-26 2010-07-08 Panasonic Corp Semiconductor device
JP2011119432A (en) * 2009-12-03 2011-06-16 Seiko Epson Corp Semiconductor device and method of manufacturing semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9648741B2 (en) 2014-12-15 2017-05-09 Fujitsu Limited Electronic device and method for manufacturing electronic device

Also Published As

Publication number Publication date
JP6002372B2 (en) 2016-10-05

Similar Documents

Publication Publication Date Title
JP7363972B2 (en) Through electrode board, method for manufacturing the same, and mounting board
JP6286169B2 (en) Wiring board and manufacturing method thereof
US9349673B2 (en) Substrate, method of manufacturing substrate, semiconductor device, and electronic apparatus
JP5568357B2 (en) Semiconductor device and manufacturing method thereof
JP7400873B2 (en) Through electrode board, method for manufacturing through electrode board, and mounting board
US12119293B2 (en) Through electrode substrate and mounting substrate
JP5423572B2 (en) Wiring board, piezoelectric oscillator, gyro sensor, and manufacturing method of wiring board
JP5026025B2 (en) Semiconductor device
JP6002372B2 (en) Bonding substrate with through wiring
JP5242070B2 (en) Through wiring board
JP5627669B2 (en) MEMS sensor
JP5565272B2 (en) Through electrode substrate
TWI512923B (en) Interposer and method of manufacture
JP2009094235A (en) Semiconductor device and manufacturing method thereof
JP2007281289A (en) Electronic component and manufacturing method thereof
JP2013052449A (en) Mems sensor
JP2008053429A (en) Semiconductor device
JP2006295109A (en) Semiconductor device and manufacturing method thereof
JP2010501115A (en) Stress reduction between substrate and bump electrode on substrate
JP5559836B2 (en) Semiconductor device
JP2018147947A (en) Through electrode substrate and manufacturing method thereof
WO2013176203A1 (en) Semiconductor device
JP2006313790A (en) Through-hole structure of substrate
JP2014222742A (en) Semiconductor device
JP2010226146A (en) Device and manufacturing method of the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140606

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150122

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150303

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150424

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160105

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160809

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160905

R151 Written notification of patent or utility model registration

Ref document number: 6002372

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees