Nothing Special   »   [go: up one dir, main page]

JP2007164162A - Display device and camera - Google Patents

Display device and camera Download PDF

Info

Publication number
JP2007164162A
JP2007164162A JP2006310306A JP2006310306A JP2007164162A JP 2007164162 A JP2007164162 A JP 2007164162A JP 2006310306 A JP2006310306 A JP 2006310306A JP 2006310306 A JP2006310306 A JP 2006310306A JP 2007164162 A JP2007164162 A JP 2007164162A
Authority
JP
Japan
Prior art keywords
power supply
electrode
contact hole
light emitting
supply wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006310306A
Other languages
Japanese (ja)
Other versions
JP4599336B2 (en
Inventor
Koichi Nakamura
恒一 中村
Motoaki Kawasaki
素明 川崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2006310306A priority Critical patent/JP4599336B2/en
Publication of JP2007164162A publication Critical patent/JP2007164162A/en
Application granted granted Critical
Publication of JP4599336B2 publication Critical patent/JP4599336B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G09G3/3241Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror
    • G09G3/325Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror the data current flowing through the driving transistor during a setting phase, e.g. by using a switch for connecting the driving transistor to the data driver
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals
    • H10K59/1315Interconnections, e.g. wiring lines or terminals comprising structures specially adapted for lowering the resistance
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of El Displays (AREA)
  • Viewfinders (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To suppress potential fluctuation due to increases in wiring resistance and necessary current amount caused by the extension of wiring length due to increases in size and resolution of a display area. <P>SOLUTION: A display area 6 in which EL devices and pixel circuits are disposed on a substrate 10 is formed. Each EL device is disposed between a lower pixel electrode and an upper transparent electrode on the substrate and the pixel electrode is electrically connected to a power supply line 1 through the pixel circuit. The transparent electrode is electrically connected to a common potential line through a contact hole. The power supply line and the common potential line are arranged in parallel to each other at the periphery of a display area. The power supply line is divided and disposed on both the sides of the contact hole, or the power supply line is disposed on one side of the contact hole and the common potential line is disposed on the other side of the contact hole so as to be extended wider than the width of the contact hole. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は表示装置及びカメラに関し、特に、基板上に電流駆動型の発光素子と前記発光素子の駆動電流を制御する画素回路(駆動回路とも言う)とを備えた単位画素が複数個配置された表示領域を有する表示装置に係わる。そして本発明は、特に電流を流して発光するエレクトロルミネッセンス(EL)素子をマトリクス状に配置した表示装置に好適に用いられるものである。   The present invention relates to a display device and a camera, and in particular, a plurality of unit pixels each including a current-driven light-emitting element and a pixel circuit (also referred to as a drive circuit) for controlling a drive current of the light-emitting element are arranged on a substrate. The present invention relates to a display device having a display area. The present invention is particularly suitable for a display device in which electroluminescence (EL) elements that emit light when a current is passed are arranged in a matrix.

近年、エレクトロルミネッセンス(EL)素子を用いた表示装置がCRTやLCDに替わる表示装置として注目され、その中でも素子に流れる電流によって発光輝度が制御される電流駆動型の発光素子である有機EL素子の応用開発が活発に行われている。   In recent years, display devices using electroluminescence (EL) elements have attracted attention as display devices that replace CRTs and LCDs. Among them, organic EL elements, which are current-driven light-emitting elements whose emission luminance is controlled by the current flowing through the elements, are known. Application development is active.

そして、有機EL素子と、有機EL素子に流す電流を制御する制御素子となる薄膜トランジスタ(TFT)と、を含む画素を複数配列して表示領域を構成した表示装置が検討されている。また周辺回路を含んだ有機EL表示装置では表示領域に限らず、周辺回路においても薄膜トランジスタ(TFT)が用いられている。   A display device in which a display region is configured by arranging a plurality of pixels including an organic EL element and a thin film transistor (TFT) serving as a control element for controlling a current flowing through the organic EL element has been studied. In addition, in an organic EL display device including a peripheral circuit, a thin film transistor (TFT) is used not only in the display area but also in the peripheral circuit.

近年の表示装置において、表示領域の大面積化、高精細化が進み、信号線や走査線等の配線の数及び配線の長さが増大し、表示領域の各画素に電流を流すための電力供給線や共通電位線の配線の長さも増大している。   In recent display devices, the display area has been increased in area and definition, and the number of lines such as signal lines and scanning lines and the length of the lines have increased, and the power for flowing current to each pixel in the display area. The lengths of the supply lines and common potential lines are also increasing.

配線長が長くなることにより配線抵抗が増大する。また表示装置の大面積化、高精細化により表示装置に流れる電流量も増大する。配線抵抗と電流量の増大に伴って、配線に沿った電位降下の影響が大きくなり、表示領域全域に一定の電源電位を供給できず、表示品質を低下させてしまうという問題がある。   As the wiring length becomes longer, the wiring resistance increases. In addition, the amount of current flowing through the display device increases as the display device increases in area and definition. As the wiring resistance and the amount of current increase, the influence of the potential drop along the wiring increases, and there is a problem that a constant power supply potential cannot be supplied to the entire display region, resulting in a deterioration in display quality.

上記問題を解決する手段として、外部接続端子と表示領域とをつなぐ電源配線の幅を広くして配線抵抗を低減し、更に幅広のコンタクトホールを形成して電源配線と画素電極とのコンタクト抵抗を低減して電位降下を抑制する手法が特許文献1に開示されている。しかし、電源配線幅を広げ、コンタクトホールを大きくすると、表示領域周辺、いわゆる額縁の面積が大きくなる。応用製品によっては額縁をできるだけ小さくすることが求められているので、配線の幅やコンタクトホールサイズを大きくするには限度がある。   As means for solving the above problems, the width of the power supply wiring connecting the external connection terminal and the display area is widened to reduce the wiring resistance, and further, a wide contact hole is formed to reduce the contact resistance between the power supply wiring and the pixel electrode. Patent Document 1 discloses a technique for reducing and suppressing the potential drop. However, when the power supply wiring width is increased and the contact hole is enlarged, the area around the display area, that is, the so-called frame area is increased. Depending on the application product, it is required to make the frame as small as possible, so there is a limit to increasing the wiring width and contact hole size.

有機EL表示装置は、水分が有機EL素子に侵入すると、発光しないエリア(ダークスポット)の発生や、輝度の劣化の問題を引き起こす。よって水分の侵入を抑えるための封止技術が求められる。特許文献2には、無機材料から成る水分遮断構造物で平面的に画素領域を取り囲んで、水分を遮断する技術が開示されている。   In the organic EL display device, when moisture enters the organic EL element, an area that does not emit light (dark spot) is generated, and a problem of deterioration in luminance occurs. Therefore, a sealing technique for suppressing intrusion of moisture is required. Patent Document 2 discloses a technique for blocking moisture by surrounding a pixel region in a plane with a moisture blocking structure made of an inorganic material.

また、水分を含む外気からEL素子を保護するため、水分を通さないパッシベーション膜で表示部全体を被うことが行われている。水分通過を抑えるにはパッシベーション膜を一定以上の厚さにすることが望ましい。これによって表示領域は厚さ方向からの水分侵入を遮断することが出来る。   Further, in order to protect the EL element from the outside air containing moisture, the entire display portion is covered with a passivation film that does not allow moisture to pass therethrough. In order to suppress the passage of moisture, it is desirable that the passivation film has a certain thickness or more. As a result, the display area can block moisture intrusion from the thickness direction.

水分侵入は面方向からも起きる。これは、主として表示装置を構成する膜のうち水分を吸収しやすい膜を通って侵入する。特に有機EL素子の下層に形成される平坦化膜はアクリル樹脂などの有機化合物で形成されるため水分を通しやすい。   Moisture penetration also occurs from the surface direction. This penetrates mainly through a film that easily absorbs moisture among the films constituting the display device. In particular, since the planarization film formed in the lower layer of the organic EL element is formed of an organic compound such as an acrylic resin, it easily allows moisture to pass therethrough.

特許文献3には、周辺領域で電源配線と表示素子の電極とを接続するコンタクトホールを設け、これにより表示領域内の平坦化膜と、その外側の平坦化膜とを分離する発明が開示されている。外側の平坦化膜に浸入した水分は、コンタクト部で遮断され、内側の平坦化膜へ侵入することができない。これにより、水平方向の水分侵入が抑えられる。コンタクトホールで表示領域を囲むことによって、表示領域への横方向からの水分浸入を大部分遮断することができる。   Patent Document 3 discloses an invention in which a contact hole for connecting a power supply wiring and an electrode of a display element is provided in a peripheral region, thereby separating a planarizing film in the display region and a planarizing film outside thereof. ing. Moisture that has entered the outer planarization film is blocked by the contact portion and cannot enter the inner planarization film. Thereby, the horizontal water penetration | invasion is suppressed. By enclosing the display area with the contact hole, it is possible to largely block moisture intrusion into the display area from the lateral direction.

コンタクトホールによって平坦化膜を分断する方法に限らず、横方向の水分侵入を抑える手段がコンタクトホール部分に設けられているとき、パッシベーション膜は、少なくともコンタクトホールの上までは、表示領域と同じ縦方向の水分侵入を遮断するのに十分な厚さを有していなければならない。   Not only the method of dividing the planarization film by the contact hole but also a means for suppressing moisture intrusion in the lateral direction is provided in the contact hole portion, the passivation film is at least vertically above the contact hole in the same vertical direction as the display area. It must be thick enough to block directional moisture ingress.

通常パッシベーション膜は印刷またはマスク成膜によって形成されるので、端部までの一定の範囲で厚さが徐々に薄くなっている。このために、コンタクトホール上で所定の厚さを有するためには、コンタクトホールの外側から基板端まで、あるいは封止キャップの接着領域の内側の縁までの間に、厚さが漸減するためのある所定の距離が求められる。   Since the passivation film is usually formed by printing or mask film formation, the thickness is gradually reduced within a certain range up to the end. For this reason, in order to have a predetermined thickness on the contact hole, the thickness is gradually reduced from the outside of the contact hole to the substrate end or the inner edge of the sealing cap bonding region. A certain predetermined distance is determined.

一方、有機EL層もマスク成膜で形成されるので、その位置がずれることがある。これを吸収し、有機EL層がコンタクトホールに接触しないように、表示領域の外縁とコンタクトホールの内縁との間でも、一定の距離を確保することが求められる。   On the other hand, since the organic EL layer is also formed by mask film formation, the position may be shifted. It is required to secure a certain distance between the outer edge of the display area and the inner edge of the contact hole so as to absorb this and prevent the organic EL layer from contacting the contact hole.

このように、コンタクトホールは、基板端と表示領域の外縁とのそれぞれに一定の距離を確保して配置されていなければならない。この制約も額縁を小さくする上での障害となっている。
米国特許第6690110号明細書 特開2005−158292号公報 特開2006−066206号公報
Thus, the contact holes must be arranged with a certain distance between the substrate edge and the outer edge of the display area. This restriction is also an obstacle to reducing the frame.
US Pat. No. 6,690,110 JP 2005-158292 A JP 2006-0666206 A

本発明は、表示領域の大型化に伴う配線長の増大とその結果の配線抵抗の増大、および高精細化のために必要な電流量の増大によって生じる、電源電位の変動を、額縁面積を大きくすることなく抑制するものである。   According to the present invention, fluctuations in the power supply potential caused by an increase in the wiring length accompanying the enlargement of the display area, an increase in the wiring resistance as a result, and an increase in the amount of current necessary for high definition are increased. It suppresses without doing.

本発明の表示装置は、基板上に、発光素子と、絶縁層を介して前記発光素子の下層に設けられ、前記発光素子を流れる電流を制御する駆動回路と、が各々行方向および列方向に配列して配置され、
前記発光素子は、前記駆動回路を被う絶縁層の上で、下層の第1電極と、上層の第2電極との間に設けられ、
前記第1電極は、前記駆動回路を介して、前記基板上の前記発光素子と前記駆動回路とが配置された領域の周辺に配置された第1の電源配線に接続され、
前記第2電極は、前記領域の周囲を取り囲んで前記絶縁層に開けられたコンタクトホールを介して第2の電源配線に接続されている表示装置であって、
前記基板の少なくとも1辺に沿って、前記コンタクトホールの片側に配置された前記第1の電源配線と、前記コンタクトホールの反対側に配置された前記第1の電源配線又は前記第2の電源配線の拡幅部とが並行に配置されていることを特徴とする。
In the display device of the present invention, a light-emitting element and a driving circuit that is provided in a lower layer of the light-emitting element via an insulating layer and controls a current flowing through the light-emitting element are arranged in a row direction and a column direction, respectively. Arranged and arranged
The light emitting element is provided on the insulating layer covering the driving circuit, between the lower first electrode and the upper second electrode,
The first electrode is connected to a first power supply wiring disposed around a region where the light emitting element and the driving circuit are disposed on the substrate via the driving circuit,
The second electrode is a display device that is connected to a second power supply line through a contact hole that surrounds the region and is opened in the insulating layer,
The first power supply wiring disposed on one side of the contact hole and the first power supply wiring or the second power supply wiring disposed on the opposite side of the contact hole along at least one side of the substrate The widened portion is arranged in parallel.

また本発明の表示装置は、基板上に、発光素子と前記発光素子の駆動電流を制御する駆動回路とが各々複数個配置された表示領域と、前記駆動回路に電流を供給する第1と第2の電源配線が設けられた周辺領域と、を有する表示装置であって、
前記発光素子は下層の第1電極と上層の第2電極との間に設けられ、
前記駆動回路は第1電源配線に接続され、前記第1電極を介して前記発光素子に駆動電流を供給し、
前記第2電極は、前記周辺領域に設けられたコンタクトホールを介して、前記第2電極より下層の第2電源配線に接続され、
前記基板の面内において、前記第1電源配線の少なくとも一部は、前記コンタクトホールを介して前記第2電極に接触している前記第2電源配線の両側に、前記第2電源配線に沿って配置されていることを特徴とする。
In the display device of the present invention, a display region in which a plurality of light emitting elements and a driving circuit for controlling the driving current of the light emitting elements are arranged on a substrate, and a first and a first for supplying current to the driving circuit. And a peripheral region provided with two power supply wirings,
The light emitting element is provided between a lower first electrode and an upper second electrode,
The drive circuit is connected to a first power supply wiring and supplies a drive current to the light emitting element through the first electrode;
The second electrode is connected to a second power wiring below the second electrode through a contact hole provided in the peripheral region,
Within the plane of the substrate, at least a part of the first power supply wiring is along the second power supply wiring on both sides of the second power supply wiring contacting the second electrode through the contact hole. It is arranged.

さらに本発明の表示装置は、基板上に、発光素子と前記発光素子の駆動電流を制御する駆動回路とが各々複数個配置された表示領域を有する表示装置であって、
前記発光素子は下層の第1電極と上層の第2電極との間に設けられ、
前記駆動回路は第1電源配線に接続され、前記第1電極を介して前記発光素子に駆動電流を供給し、
前記第2電極は、前記表示領域の周囲に設けられたコンタクトホールを介して、前記第2電極より下層の第2電源配線に接続され、
前記基板の面内において、前記第1電源配線は前記第2電源配線の片側に、前記第2電源配線に沿って配置され、前記第2電源配線は、前記コンタクトホールを介して前記第2電極に接触している部分から、前記第1電源配線が配置される側と反対側に延びて幅が広がっていることを特徴とする。
Further, the display device of the present invention is a display device having a display region in which a plurality of light emitting elements and a plurality of drive circuits for controlling the drive current of the light emitting elements are arranged on a substrate,
The light emitting element is provided between a lower first electrode and an upper second electrode,
The drive circuit is connected to a first power supply line and supplies a drive current to the light emitting element through the first electrode;
The second electrode is connected to a second power line below the second electrode through a contact hole provided around the display area,
In the plane of the substrate, the first power supply wiring is disposed along one side of the second power supply wiring along the second power supply wiring, and the second power supply wiring is connected to the second electrode through the contact hole. The width extends from the portion in contact with the first power supply wiring to the side opposite to the side where the first power supply wiring is disposed.

本発明によれば、発光素子と、発光素子に電流を流すための駆動回路(画素回路)とを備えた構成要素が複数個配置された領域に接続される電源配線の電位変動を、装置の額縁面積を増大させることなく低減させることが可能となる。表示領域の大面積化や高精細化が進んでも、電位変動の影響による表示品質の劣化を軽減させる表示装置を提供することが可能である。   According to the present invention, potential fluctuation of a power supply wiring connected to a region where a plurality of components including a light emitting element and a driving circuit (pixel circuit) for passing a current to the light emitting element are arranged can be detected. It is possible to reduce the frame area without increasing it. It is possible to provide a display device that can reduce deterioration in display quality due to the influence of potential fluctuations even when the display area is increased in area and definition.

以下、本発明の実施の形態について図面を用いて詳細に説明する。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

有機EL素子は電流駆動型の発光素子、すなわち流れる電流に応じた輝度で発光する素子である。本発明は、有機EL素子を用いたアクティブマトリクス型表示装置に好適に適用される。以下、本発明のいくつかの実施形態に共通するEL素子の構造について説明する。   The organic EL element is a current-driven light-emitting element, that is, an element that emits light with luminance corresponding to a flowing current. The present invention is suitably applied to an active matrix display device using organic EL elements. Hereinafter, the structure of an EL element common to some embodiments of the present invention will be described.

図1は基板10の上に構成された有機EL素子部20とその駆動回路19の断面図である。等価回路を図2に示す。   FIG. 1 is a cross-sectional view of an organic EL element section 20 formed on a substrate 10 and a drive circuit 19 thereof. An equivalent circuit is shown in FIG.

有機EL素子部20は、下層の第1電極22と、上層の第2電極24と、第1電極22と第1電極22とに挟まれたいくつかの有機化合物の層(有機EL素子となる)23からなっている。カラー表示装置の場合は異なる有機化合物層を含むRGB3色のEL素子が並んでおり、隣同士の画素には異なる色の発光素子を構成する有機層23aと23bが形成されている。   The organic EL element unit 20 includes a lower first electrode 22, an upper second electrode 24, and several organic compound layers sandwiched between the first electrode 22 and the first electrode 22 (becomes an organic EL element). ) 23. In the case of a color display device, EL elements of three colors RGB including different organic compound layers are arranged, and organic layers 23a and 23b constituting light emitting elements of different colors are formed in adjacent pixels.

有機EL素子部20に供給される電流は下層の第1電極22と上層の第2電極24との間を流れる。第1電極22は画素ごとに分離して設けられ、第2電極24は各画素に対して共通に設けられる。画素間には隣接画素への電流漏れを防ぐために素子分離層26が設けられている。   The current supplied to the organic EL element portion 20 flows between the lower first electrode 22 and the upper second electrode 24. The first electrode 22 is provided separately for each pixel, and the second electrode 24 is provided in common for each pixel. An element isolation layer 26 is provided between the pixels in order to prevent current leakage to adjacent pixels.

第2電極24は全部の画素に共通の電極であって、表示領域全体にわたって有機EL層(有機EL素子となる)23を被っている。光が上方に取り出されるトップエミッション型有機EL表示装置では第2電極は透明電極である。
第1電極22は、駆動回路19から絶縁するため絶縁膜(絶縁層)28の上に設けられている。絶縁膜28は、第1電極22が形成される上面を平坦に保つために有機樹脂材料を用いて形成されている。以下、絶縁膜28を平坦化膜ともいう。
The second electrode 24 is an electrode common to all pixels, and covers the organic EL layer (becomes an organic EL element) 23 over the entire display region. In the top emission type organic EL display device in which light is extracted upward, the second electrode is a transparent electrode.
The first electrode 22 is provided on an insulating film (insulating layer) 28 in order to insulate from the drive circuit 19. The insulating film 28 is formed using an organic resin material in order to keep the upper surface on which the first electrode 22 is formed flat. Hereinafter, the insulating film 28 is also referred to as a planarizing film.

図1では、駆動回路19として、半導体層11と、ゲート電極12、ソース電極13、ドレイン電極14、絶縁膜15からなる駆動TFTの断面が描かれている。駆動トランジスタ(TFT)は、ドレイン電極14が有機EL素子20の第1電極22に接続されている。駆動トランジスタ(TFT)は図2のトランジスタ M1に対応する。駆動回路19には、この他に、図2の回路に示されている(図1では不図示の)スイッチングトランジスタ(TFT) M2,M3,M4とキャパシタC1が含まれている。   In FIG. 1, a cross section of a driving TFT including a semiconductor layer 11, a gate electrode 12, a source electrode 13, a drain electrode 14, and an insulating film 15 is depicted as the driving circuit 19. In the driving transistor (TFT), the drain electrode 14 is connected to the first electrode 22 of the organic EL element 20. The driving transistor (TFT) corresponds to the transistor M1 in FIG. In addition to this, the drive circuit 19 includes switching transistors (TFTs) M2, M3, M4 and a capacitor C1 (not shown in FIG. 1) shown in the circuit of FIG.

駆動回路19の電源は、表示領域内に行方向または列方向に設けられた複数の電源線16を通じて供給される。有機EL素子部20の駆動電流は、電源線16から駆動回路19の駆動TFTを通り、第1電極22から有機EL素子23に供給され、第2電極24へ流れ出る。図2においては、電源線16は電源線103が対応する。   The power of the drive circuit 19 is supplied through a plurality of power supply lines 16 provided in the row direction or the column direction in the display area. The drive current of the organic EL element unit 20 is supplied from the first electrode 22 to the organic EL element 23 through the drive TFT of the drive circuit 19 from the power supply line 16 and flows out to the second electrode 24. In FIG. 2, the power supply line 16 corresponds to the power supply line 103.

有機EL素子23の層構成によっては、電流は逆方向に流れる。そのときは図2の駆動トランジスタM1にNMOSトランジスタを用い、EL素子の陰極と陽極を入れ替え、電源VCCとGNDを入れ替える。   Depending on the layer configuration of the organic EL element 23, the current flows in the opposite direction. At that time, an NMOS transistor is used as the drive transistor M1 in FIG. 2, the cathode and anode of the EL element are switched, and the power supplies VCC and GND are switched.

外気からの水分侵入を遮断するために、第2電極24は全体が保護層(以下パッシベーション膜という)25で覆われている。   The entire second electrode 24 is covered with a protective layer (hereinafter referred to as a passivation film) 25 in order to block moisture intrusion from the outside air.

以下の実施形態は有機EL素子を例にとって説明するが、有機EL層(有機EL素子)23の代わりに、無機EL、LEDその他の発光材料が上下一対の電極に挟まれた電流駆動型の発光素子であってもよい。
(実施形態1)
図3は、本発明の第1の実施形態である有機EL表示装置の概略図である。図4(a)、図4(b)、図4(c)は図3のA部、B部、C部の拡大図である。
In the following embodiments, an organic EL element will be described as an example. Instead of the organic EL layer (organic EL element) 23, current-driven light emission in which an inorganic EL, an LED, or another light emitting material is sandwiched between a pair of upper and lower electrodes. It may be an element.
(Embodiment 1)
FIG. 3 is a schematic view of the organic EL display device according to the first embodiment of the present invention. 4A, 4B, and 4C are enlarged views of portions A, B, and C of FIG.

図3の表示装置100は1枚の基板10からなり、基板面は、表示領域6(内側の2点鎖線領域内)と周辺領域3(内側と外側の2点鎖線で囲まれた領域)とに分けられる。EL素子を外気から遮断するためにガラスまたは金属性のキャップで基板面を被う場合は、周辺領域3のさらに外側に、封止キャップを接着するための接着領域4が設けられる。   The display device 100 of FIG. 3 includes a single substrate 10, and the substrate surface includes a display region 6 (inside the inner two-dot chain line region) and a peripheral region 3 (region surrounded by the inner and outer two-dot chain lines). It is divided into. When the substrate surface is covered with a glass or metallic cap in order to shield the EL element from the outside air, an adhesive region 4 for adhering the sealing cap is provided on the outer side of the peripheral region 3.

表示領域6は、図1に示した有機EL素子部20と駆動回路19とが行方向及び列方向に配列して(マトリクス状に)配置された領域である。本実施形態では、電源線16が行方向に設けられており、ゲート信号線と平行である。電源線16を縦方向にゲート信号線に平行に設けることもできる。   The display area 6 is an area in which the organic EL element unit 20 and the drive circuit 19 shown in FIG. 1 are arranged in a row direction and a column direction (in a matrix). In the present embodiment, the power supply line 16 is provided in the row direction and is parallel to the gate signal line. The power supply line 16 can also be provided in the vertical direction in parallel with the gate signal line.

周辺領域3には、不図示の列制御回路、コラムシフトレジスタ、ロウシフトレジスタなどの周辺回路が配置されている。これらの回路は、駆動回路19と同一プロセスで形成され、駆動回路19のTFTと同じ半導体層11その他の層で形成される。   In the peripheral region 3, peripheral circuits such as a column control circuit, a column shift register, and a row shift register (not shown) are arranged. These circuits are formed by the same process as the drive circuit 19 and are formed by the same semiconductor layer 11 and other layers as the TFTs of the drive circuit 19.

映像信号、制御信号、電源などは、外部接続端子5を介して外部より供給される。図3では外部接続端子5は基板10の下の1辺に配置されているが、左右の2辺に配置されていてもよい。   A video signal, a control signal, a power source, and the like are supplied from the outside via the external connection terminal 5. In FIG. 3, the external connection terminals 5 are arranged on one lower side of the substrate 10, but may be arranged on two left and right sides.

周辺領域3には、駆動回路(画素回路)に電力供給を行う第1の電源配線(以下電力供給線という)1と、第2の電源配線(以下共通電位線という)21との2系統の電源配線が配置されている。   The peripheral region 3 includes two systems of a first power supply wiring (hereinafter referred to as a power supply line) 1 for supplying power to a drive circuit (pixel circuit) and a second power supply wiring (hereinafter referred to as a common potential line) 21. Power supply wiring is arranged.

電力供給線1と共通電位線21は表示領域6の周囲に沿うように配置され、それぞれ外部接続端子5に終端される。   The power supply line 1 and the common potential line 21 are arranged along the periphery of the display area 6 and are terminated at the external connection terminals 5, respectively.

電力供給線1には電源線16が共通に接続されており、外部接続端子5の1つまたは2以上に接続されている。電力供給線1は、外部接続端子5を通じて外部の電源(不図示)から与えられる一定電圧に保たれている。共通電位線21は、有機EL素子部20の第2電極24を外部接続端子5まで導くために設けられた配線である。   A power supply line 16 is commonly connected to the power supply line 1 and is connected to one or more of the external connection terminals 5. The power supply line 1 is maintained at a constant voltage supplied from an external power source (not shown) through the external connection terminal 5. The common potential line 21 is a wiring provided to guide the second electrode 24 of the organic EL element unit 20 to the external connection terminal 5.

図5は周辺領域3のA−A’に沿った断面図、図6はB−B’に沿った断面図である。   FIG. 5 is a cross-sectional view taken along A-A ′ of the peripheral region 3, and FIG. 6 is a cross-sectional view taken along B-B ′.

電力供給線1と共通電位線21は、抵抗を小さくするために、ともに駆動回路(画素回路)19のソース/ドレイン電極13,14と同じ金属で形成されている。ソース/ドレイン電極13,14の成膜とパタンニングの工程で、電力供給線1と共通電位線21も同時に形成される。   The power supply line 1 and the common potential line 21 are both made of the same metal as the source / drain electrodes 13 and 14 of the drive circuit (pixel circuit) 19 in order to reduce the resistance. The power supply line 1 and the common potential line 21 are also formed at the same time in the process of forming and patterning the source / drain electrodes 13 and 14.

本実施形態では電源線16はゲートメタルと同じプロセスで形成されるので、電源線16と電力供給線1a,1bは、その交点近くで、図6と類似の構造で接続される。   In this embodiment, since the power supply line 16 is formed by the same process as the gate metal, the power supply line 16 and the power supply lines 1a and 1b are connected with a structure similar to that in FIG. 6 near the intersection.

共通電位線21は、絶縁層(平坦化膜)28を挟んで第2電極24よりも下層に形成されているので、コンタクトホール2を介して、第2電極24に接続されている。   Since the common potential line 21 is formed below the second electrode 24 with the insulating layer (planarization film) 28 interposed therebetween, the common potential line 21 is connected to the second electrode 24 through the contact hole 2.

パッシベーション膜25はコンタクトホール2の上では、表示領域6と同じ厚さを持ち、その外側で徐々に薄くなる。封止キャップの接着される領域4までには到達しない。   The passivation film 25 has the same thickness as that of the display region 6 on the contact hole 2 and gradually becomes thinner on the outside thereof. It does not reach the region 4 to which the sealing cap is bonded.

コンタクトホール2は、周辺領域3に延長された第2電極24の四辺に沿って連続して四角状に形成された開口である。コンタクトホール2は飛び飛びに複数設けられていてもよいが、その場合は平坦化膜28の分離効果を保つ程度に間隔を狭くしておく。   The contact hole 2 is an opening formed continuously in a square shape along the four sides of the second electrode 24 extended to the peripheral region 3. A plurality of contact holes 2 may be provided in a flying manner, but in that case, the interval is made narrow enough to maintain the separation effect of the planarization film 28.

また、第2電極24と共通電位線21との接触抵抗を少なくするため、できるだけコンタクトホール2の面積を大きくする。そのため、共通電位線1の幅いっぱいにコンタクトホールを開けることが好ましい。   Further, in order to reduce the contact resistance between the second electrode 24 and the common potential line 21, the area of the contact hole 2 is increased as much as possible. Therefore, it is preferable to open the contact hole to the full width of the common potential line 1.

電力供給線1は共通電位線21を挟んでその両側に(コンタクトホール2を挟んでその両側に配されるともいえる)並行に2本設けられる。電力供給線1は共通電位線21に沿って配置される。   Two power supply lines 1 are provided in parallel on both sides of the common potential line 21 (which can be said to be arranged on both sides of the contact hole 2). The power supply line 1 is disposed along the common potential line 21.

図3では、左右の2辺の周辺領域3で、共通電位線21を挟んで2本の電力供給線1aと1bが設けられている。これ以外に、外部接続端子5が配置される下辺において、電力供給線1が共通電位線2を挟んで2本に分割されていても良い。また、外部接続端子5が配置されている辺と対向する上辺において分割されていてもよい。下辺および左右辺で、あるいは全辺で2本にしてもよい。   In FIG. 3, two power supply lines 1a and 1b are provided in the peripheral region 3 on the left and right sides with the common potential line 21 interposed therebetween. In addition to this, on the lower side where the external connection terminal 5 is disposed, the power supply line 1 may be divided into two with the common potential line 2 interposed therebetween. Moreover, you may divide | segment in the upper side facing the edge | side where the external connection terminal 5 is arrange | positioned. Two may be provided on the lower side and the left and right sides, or on all sides.

分割された電力供給線1は、図6に示す端部B−B’で下層の導電材51を介して迂回接続される。また、電源線16も同じ構造で2本の電力供給線1aと1bに接続されている。下層の導電材51はゲートメタル層12と同時に形成されていることが好ましい。   The divided power supply line 1 is detoured via the lower conductive material 51 at the end B-B ′ shown in FIG. 6. The power supply line 16 is also connected to the two power supply lines 1a and 1b with the same structure. The lower conductive material 51 is preferably formed simultaneously with the gate metal layer 12.

コンタクトホール2は、平坦化膜28を分断することによって平坦化膜を通した面方向の水分侵入路を遮断する役割も果たしている。   The contact hole 2 also plays a role of blocking the surface water intrusion path through the planarizing film by dividing the planarizing film 28.

コンタクトホール2によって平坦化膜28は、表示領域側と基板端辺側の内外2つに分離される。これによって平坦化膜28を通って侵入する水分を表示領域6内にまで侵入させず、コンタクトホール2のところで食い止めることができる。   The contact hole 2 separates the planarizing film 28 into two parts on the display region side and the substrate edge side. As a result, moisture that enters through the planarizing film 28 can be stopped at the contact hole 2 without entering the display region 6.

先にも述べたとおり、コンタクトホール2は、パッシベーション膜の厚さ確保のため、基板の端あるいは接着領域4の内縁から一定距離はなれて配置することが求められる。加えて、コンタクトホール2は、表示領域の有機EL層の位置ずれマージンを確保するために、表示領域6の外縁に対しても一定の距離を確保して配置することが求められる。   As described above, the contact hole 2 is required to be arranged at a predetermined distance from the edge of the substrate or the inner edge of the adhesion region 4 in order to secure the thickness of the passivation film. In addition, the contact hole 2 is required to be arranged with a certain distance from the outer edge of the display area 6 in order to ensure a margin of misalignment of the organic EL layer in the display area.

本実施形態は、電力供給線1を周辺領域3の少なくとも一部で2本設けて、一方を表示領域6の外縁と共通電位線21の内縁の間に配置し、もう一方を共通電位線21の外縁と封止キャップ接着領域4の内縁との間に配置する。後者はパッシベーション膜25の厚さが薄くなる領域と重なっていてもよい。なお、キャップ封止をしないときは接着領域内縁は基板端に置き換えることができる。   In this embodiment, two power supply lines 1 are provided in at least a part of the peripheral region 3, one is arranged between the outer edge of the display region 6 and the inner edge of the common potential line 21, and the other is the common potential line 21. Between the outer edge of the sealing cap and the inner edge of the sealing cap bonding region 4. The latter may overlap with a region where the thickness of the passivation film 25 is reduced. When the cap is not sealed, the inner edge of the adhesion region can be replaced with the substrate end.

2本の電力供給線1を共通電位線21の両側に配置することにより、電力供給線1全体としての幅を大きくすることができ、電力供給線1の配線抵抗が小さくなり、大きな電流が流れても電圧降下が少ない。   By arranging the two power supply lines 1 on both sides of the common potential line 21, the width of the power supply line 1 as a whole can be increased, the wiring resistance of the power supply line 1 is reduced, and a large current flows. But the voltage drop is small.

今、共通電位線21の必要な最小配線幅をA、電力供給線1の必要な最小配線幅をBとする。コンタクトホール2の面積をできるだけ広くすると、共通電位線21とほぼ同じ幅Aになる。その外側に必要な距離マージンをM1、内側に必要な距離マージンをM2とする。   Now, let A be the minimum wiring width required for the common potential line 21 and B be the minimum wiring width required for the power supply line 1. When the area of the contact hole 2 is made as large as possible, the width A becomes almost the same as the common potential line 21. A distance margin necessary for the outside is M1, and a distance margin necessary for the inside is M2.

従来のように電力供給線1を共通電位線21の内側にのみ配置すると、コンタクトホール内側にBの幅が必要で、これがM2より大きいときは全体としての額縁幅がA+B+M1になる。電力供給線1を共通電位線21の外側にのみ配置したときはA+B+M2である。   When the power supply line 1 is disposed only inside the common potential line 21 as in the conventional case, the width of B is required inside the contact hole. When this is larger than M2, the frame width as a whole becomes A + B + M1. When the power supply line 1 is arranged only outside the common potential line 21, A + B + M2.

本実施形態のように電力供給線1をb1とb2(b1+b2=B)の幅の2本に分割し、これがそれぞれM1、M2より小さくなるようにすると、全体の額縁幅はA+M1+M2になり、上の2つの従来値より小さくなる。   If the power supply line 1 is divided into two lines having widths b1 and b2 (b1 + b2 = B) as in this embodiment, and these are made smaller than M1 and M2, respectively, the entire frame width becomes A + M1 + M2, It becomes smaller than these two conventional values.

このように電力供給線1を2本に分割することは額縁面積を小さくすることにも有効である。
(実施形態2)
図7は本発明の表示装置の第2の実施形態を示す概略図である。第1の実施形態と同じ部分には同じ符号をつけた。表示領域のEL素子と駆動回路は第1の実施形態と同じである。
Dividing the power supply line 1 into two in this way is also effective in reducing the frame area.
(Embodiment 2)
FIG. 7 is a schematic view showing a second embodiment of the display device of the present invention. The same parts as those in the first embodiment are denoted by the same reference numerals. The EL element and the drive circuit in the display area are the same as those in the first embodiment.

周辺領域のC−C‘断面を図8に示す。   FIG. 8 shows a C-C ′ cross section of the peripheral region.

電力供給線1は実施形態1では2つに分割されていたが、本実施形態では1本にし、共通電位線21の内側(共通電位線の片側)、すなわち表示領域6に近い側に、共通電位線21に並列して(共通電位線21に沿って)設ける。なお、共通電位線の片側とはコンタクトホールの片側ともいえる。   Although the power supply line 1 is divided into two in the first embodiment, the power supply line 1 is divided into one in the present embodiment, and is shared inside the common potential line 21 (one side of the common potential line), that is, on the side close to the display region 6. It is provided in parallel with the potential line 21 (along the common potential line 21). Note that one side of the common potential line can be said to be one side of the contact hole.

第2電極24と共通電位線21とは、直接には接触せず間に別のメタル層29を挟んでいる。これは第2電極と共通電位線の接触抵抗を小さくするためである。もともと接触抵抗が小さければメタル層29は必ずしも必要ではない。図8のように、メタル層29は、第1電極22と同じ面に、同じ材料で、かつ同じ工程で形成されることが好ましい。   The second electrode 24 and the common potential line 21 are not in direct contact with each other and sandwich another metal layer 29 therebetween. This is to reduce the contact resistance between the second electrode and the common potential line. If the contact resistance is originally low, the metal layer 29 is not always necessary. As shown in FIG. 8, the metal layer 29 is preferably formed on the same surface as the first electrode 22 with the same material and in the same process.

実施形態1で説明したように、コンタクトホール2の外縁から接着領域4までは一定以上の距離を開けておかねばならない。   As described in the first embodiment, it is necessary to keep a certain distance from the outer edge of the contact hole 2 to the bonding region 4.

メタル層29を導入することにより接触抵抗が低くなると、コンタクトホール2の幅を共通電位線21の幅よりも狭くすることができる。このとき、共通電位線21の一部を、電力供給線1とは反対側つまり外側に幅を広げ、コンタクトホールよりはみ出した形で(外側に延びて幅が広がった形で)、電力供給線1と並行に配置する。つまり、この場合の第2の電源配線は、コンタクトホールで第2電極に接触した共通電位線21aと、コンタクトホールから拡幅された共通電位線21bの2つの部分からなる。ただし、コンタクトホール2の幅は実施形態1よりも狭くするので、共通電位線21aの幅は狭くなるが、共通電位線21bと合わせた幅は、配線抵抗が大きくならないよう、実施形態1と同じ幅に保たれている。   When the contact resistance is lowered by introducing the metal layer 29, the width of the contact hole 2 can be made narrower than the width of the common potential line 21. At this time, a part of the common potential line 21 is widened to the side opposite to the power supply line 1, that is, outside, and protrudes from the contact hole (extends outside and widens), and the power supply line 1 in parallel. In other words, the second power supply wiring in this case is composed of two parts: a common potential line 21a in contact with the second electrode through the contact hole, and a common potential line 21b widened from the contact hole. However, since the width of the contact hole 2 is narrower than that of the first embodiment, the width of the common potential line 21a is narrower, but the width combined with the common potential line 21b is the same as that of the first embodiment so that the wiring resistance does not increase. The width is kept.

共通電位線21aの幅a1はコンタクトホール幅と同じである。共通電位線21bの幅をa2、電力供給線1の最小配線幅をB、コンタクトホールの両側のマージンをM1,M2とする。コンタクトホールの幅aはa1に等しい。またa1+a2=Aである。   The width a1 of the common potential line 21a is the same as the contact hole width. The width of the common potential line 21b is a2, the minimum wiring width of the power supply line 1 is B, and the margins on both sides of the contact hole are M1 and M2. The width a of the contact hole is equal to a1. Further, a1 + a2 = A.

電力供給線1はコンタクトホール2に対して内側に配置されるので、内側では表示領域までの幅がBだけ必要になり、最小マージンM2より広くなる。一方、コンタクトホールより外側では、接着領域までのマージンM1の範囲内で共通電位線21bの幅a2を吸収できるとき、すなわちa2<M1の成り立つときは、外側の必要幅はM1である。   Since the power supply line 1 is disposed on the inner side with respect to the contact hole 2, only the width B to the display area is required on the inner side, which is wider than the minimum margin M2. On the other hand, outside the contact hole, when the width a2 of the common potential line 21b can be absorbed within the margin M1 up to the bonding region, that is, when a2 <M1, the required width outside is M1.

したがって全体の額縁幅はa+B+M1となり、従来幅A+B+M1よりも狭くできることがわかる。   Therefore, it can be seen that the entire frame width is a + B + M1, which can be narrower than the conventional width A + B + M1.

a2>M1が成り立ち、M1の範囲内で共通電位線21bの幅a2を吸収できないときは、外側の必要幅はa2、全体の額縁幅はa1+a2+BすなわちA+Bである。これも従来幅より狭い。   When a2> M1 holds and the width a2 of the common potential line 21b cannot be absorbed within the range of M1, the outer required width is a2, and the entire frame width is a1 + a2 + B, that is, A + B. This is also narrower than the conventional width.

このように、本実施形態のようにコンタクトホール幅aが共通電位線の幅Aより狭くできるときは、共通電位線をコンタクトホールより外側に広げることによって、額縁を狭くすることができる。   As described above, when the contact hole width a can be narrower than the common potential line width A as in the present embodiment, the frame can be narrowed by widening the common potential line outside the contact hole.

上記の額縁幅a+B+M1またはA+Bを、第1の実施形態の額縁幅A+M1+M2と比較すると、M1の範囲内で共通電位線の幅Aを吸収できて、かつa2>B−M2のときに、第1の実施形態の額縁幅より狭くなる。つまり、コンタクトホール幅aが共通電位線の幅Aより十分小さくなり、電力供給線1を1本にしたことによる増大を吸収できるなら、全体としての額縁幅が第1実施形態よりも狭くなる。   When the frame width a + B + M1 or A + B is compared with the frame width A + M1 + M2 of the first embodiment, the width A of the common potential line can be absorbed within the range of M1, and the first is satisfied when a2> B−M2. It becomes narrower than the frame width of the embodiment. That is, if the contact hole width a is sufficiently smaller than the width A of the common potential line and the increase due to the single power supply line 1 can be absorbed, the overall frame width becomes narrower than that of the first embodiment.

電力供給線1をコンタクトホール2に対して外側に配置し、共通電位線1をコンタクトホール2から内側に広げることも可能である。額縁幅は上記の結果でM1とM2を置き換えるだけであり、結論は変わらない。   It is also possible to dispose the power supply line 1 outside the contact hole 2 and extend the common potential line 1 from the contact hole 2 to the inside. The frame width only replaces M1 and M2 with the above results, and the conclusion remains the same.

外部接続端子5のある下辺では、電力供給線1に流れる電流が大きいために、電力供給線1の幅Bを左右辺のそれより大きくすることが好ましい。このような場合、上の条件a2>B−M2が成り立たず、第2の実施形態の構成にすると額縁がかえって広がってしまう。そのような場合は、左右の2辺では第2の実施形態の構成を採用し、下辺では第1の実施形態の構成を採用するというように、辺によって第1と第2の実施形態の構成を使い分けることも有効である。   Since the current flowing through the power supply line 1 is large at the lower side where the external connection terminal 5 is located, the width B of the power supply line 1 is preferably larger than that of the left and right sides. In such a case, the above condition a2> B-M2 does not hold, and if the configuration of the second embodiment is adopted, the frame will instead spread. In such a case, the configuration of the first and second embodiments is adopted depending on the side, such as adopting the configuration of the second embodiment on the left and right sides and adopting the configuration of the first embodiment on the lower side. It is also effective to use different types.

以上の2つの実施形態で説明したように、本発明は、表示領域の周囲を取り囲み水分侵入経路を遮断するコンタクトホールの両サイドに、電力供給線と共通電位線のいずれかの電源配線を設ける。これにより電源配線の幅を広く取ることができて、電源配線の電圧降下を防ぐことができる。また、表示領域の周囲の部分、いわゆる額縁幅を小さくすることができる。
(画素回路)
以下、第1と第2の実施形態に共通の画素回路について、図2を用いて説明する。図2はEL素子とその駆動回路(画素回路)である。
As described in the above two embodiments, in the present invention, either one of the power supply line and the common potential line is provided on both sides of the contact hole that surrounds the display area and blocks the moisture intrusion path. . As a result, the width of the power supply wiring can be increased, and a voltage drop in the power supply wiring can be prevented. Further, a portion around the display area, so-called frame width, can be reduced.
(Pixel circuit)
Hereinafter, a pixel circuit common to the first and second embodiments will be described with reference to FIG. FIG. 2 shows an EL element and its drive circuit (pixel circuit).

駆動トランジスタM1のソースは電源線103に接続され、ゲートは容量C1とトランジスタM2のソースとに接続され、ドレインはトランジスタM4を介してEL素子ELに繋がっている。   The source of the driving transistor M1 is connected to the power supply line 103, the gate is connected to the capacitor C1 and the source of the transistor M2, and the drain is connected to the EL element EL via the transistor M4.

制御線104、105は駆動回路(画素回路)をプログラミング動作と発光動作に切替えて、トランジスタM2−トランジスタM4の各スイッチングトランジスタをオン・オフする。プログラミング期間には、トランジスタM2,M3をオン、トランジスタM4をオフにして容量C1に電流値を書き込む。電流データI(data)はデータ信号線102、トランジスタM3を介して、ゲート−ドレイン間が短絡されたM1に流れ、その結果容量C1に電流値が書き込まれる。   The control lines 104 and 105 switch the driving circuit (pixel circuit) between the programming operation and the light emitting operation, and turn on / off the switching transistors of the transistors M2 to M4. In the programming period, the transistors M2 and M3 are turned on, the transistor M4 is turned off, and a current value is written in the capacitor C1. The current data I (data) flows through the data signal line 102 and the transistor M3 to M1 in which the gate and the drain are short-circuited, and as a result, a current value is written in the capacitor C1.

発光期間には、トランジスタM2,M3はオフ、トランジスタM4はオンになる。容量C1に書き込まれた電流がトランジスタM1からM4を介してEL素子ELに流れ、流れた電流に応じてEL素子が発光する。   During the light emission period, the transistors M2 and M3 are off and the transistor M4 is on. The current written in the capacitor C1 flows to the EL element EL through the transistors M1 to M4, and the EL element emits light according to the flowing current.

なお、EL素子の発光制御方法には図2の電流設定方式の他に電圧設定方式がある。本発明はそのいずれにも適用できる。   Note that the EL element emission control method includes a voltage setting method in addition to the current setting method shown in FIG. The present invention can be applied to any of them.

上記の実施形態1及び2の表示装置は、トップエミッション型のEL表示装置であるが、駆動回路(画素回路)が形成された透明基板側から光を取り出すボトムエミッション型のEL表示装置でも適用可能である。この場合、基板に対して下層の第1電極となる画素電極は透明電極が用いられる。上層の第2電極は透明電極であってもよいが、反射光を用いる場合にはアルミ等の金属の電極が用いられる。   The display devices of Embodiments 1 and 2 are top emission type EL display devices, but can also be applied to bottom emission type EL display devices that extract light from the transparent substrate side on which the drive circuit (pixel circuit) is formed. It is. In this case, a transparent electrode is used as the pixel electrode that is the first electrode below the substrate. The second electrode in the upper layer may be a transparent electrode, but a metal electrode such as aluminum is used when reflected light is used.

以上、EL素子を用いた表示装置を例にあげて説明したが、本発明はそれに限らず、例えばPDP(Plasma Display Panel)やFED(Field Emission Display)等の電流駆動型の表示装置に適用可能である。   The display device using the EL element has been described above as an example. However, the present invention is not limited thereto, and can be applied to a current-driven display device such as a plasma display panel (PDP) or a field emission display (FED). It is.

上述した実施形態1及び2の表示装置は情報表示装置を構成できる。この情報表示装置は携帯電話、携帯コンピュータ、スチルカメラもしくはビデオカメラ等、もしくはそれらの各機能の複数を実現する装置である。情報表示装置は情報入力部を備えている。例えば、携帯電話の場合には情報入力部はアンテナを含んで構成される。PDAや携帯パソコンの場合には情報入力部はネットワークに対するインターフェース部を含んで構成される。スチルカメラやムービーカメラの場合には情報入力部はCCDやCMOSなどによるセンサ部を含んで構成される。   The display devices of Embodiments 1 and 2 described above can constitute an information display device. This information display device is a mobile phone, a mobile computer, a still camera, a video camera, or the like, or a device that realizes a plurality of these functions. The information display device includes an information input unit. For example, in the case of a mobile phone, the information input unit includes an antenna. In the case of a PDA or a portable personal computer, the information input unit includes an interface unit for the network. In the case of a still camera or a movie camera, the information input unit includes a sensor unit such as a CCD or CMOS.

以下本発明の実施形態として、上述した本実施形態1又は2に記載の表示装置を用いたデジタルカメラについて説明する。   Hereinafter, as an embodiment of the present invention, a digital camera using the display device described in Embodiment 1 or 2 will be described.

図9は、本実施形態のデジタルスチルカメラシステムの一例のブロック図である。図中、50はデジタルスチルカメラシステム、51は撮影部(撮像部)、52は映像信号処理回路、53は表示パネル、54はメモリ、55はCPU、56は操作部を示す。   FIG. 9 is a block diagram of an example of the digital still camera system of the present embodiment. In the figure, 50 is a digital still camera system, 51 is a photographing unit (imaging unit), 52 is a video signal processing circuit, 53 is a display panel, 54 is a memory, 55 is a CPU, and 56 is an operation unit.

図9において、撮像部51で撮影した映像または、メモリ54に記録された映像を、映像信号処理回路52で信号処理し、表示パネル53で見ることができる。CPU55では、操作部56からの入力によって、撮影部51、メモリ54、映像信号処理回路52などを制御して、状況に適した撮影、記録、再生、表示を行う。また、表示パネル53は、この他にも各種電子機器の表示部として利用できる。   In FIG. 9, a video image captured by the imaging unit 51 or a video image recorded in the memory 54 can be signal-processed by the video signal processing circuit 52 and viewed on the display panel 53. The CPU 55 controls the photographing unit 51, the memory 54, the video signal processing circuit 52, and the like by input from the operation unit 56, and performs photographing, recording, reproduction, and display suitable for the situation. In addition, the display panel 53 can be used as a display unit of various electronic devices.

本発明は、基板上に電流駆動型の発光素子と発光素子の駆動電流を制御する画素回路(駆動回路)とを備えた単位画素が複数個配置された表示領域を有する表示装置に利用される。特に電流を流して発光するエレクトロルミネッセンス(EL)素子をマトリクス状に配置した表示装置に好適に用いられる。   INDUSTRIAL APPLICABILITY The present invention is used for a display device having a display area in which a plurality of unit pixels each including a current-driven light-emitting element and a pixel circuit (drive circuit) that controls a drive current of the light-emitting element are arranged on a substrate. . In particular, it is suitably used for a display device in which electroluminescence (EL) elements that emit light by passing a current are arranged in a matrix.

有機EL素子の構成を示す断面図である。It is sectional drawing which shows the structure of an organic EL element. 有機EL素子の画素回路を示す回路図である。It is a circuit diagram which shows the pixel circuit of an organic EL element. 本発明の第1の実施形態の表示装置の平面図である。1 is a plan view of a display device according to a first embodiment of the present invention. (a)、(b)、(c)は図3のA部、B部、C部の拡大図である。(A), (b), (c) is an enlarged view of A part, B part, and C part of FIG. 図3のA−A’線に沿った断面図である。FIG. 4 is a cross-sectional view taken along line A-A ′ of FIG. 3. 図3のB−B’線に沿った断面図である。FIG. 4 is a cross-sectional view taken along line B-B ′ of FIG. 3. 本発明の第2の実施形態の表示装置の平面図である。It is a top view of the display apparatus of the 2nd Embodiment of this invention. 図7のC−C’線に沿った断面図である。FIG. 8 is a cross-sectional view taken along line C-C ′ of FIG. 7. デジタルスチルカメラの一例のブロック図である。It is a block diagram of an example of a digital still camera.

符号の説明Explanation of symbols

1 電力供給線
2 コンタクトホール
3 周辺領域
4 接着領域
5 外部接続端子
6 表示領域
10 基板
21 共通電位線
22 第1電極
23 有機EL層
24 第2電極
25 パッシベーション膜
26 素子分離膜
28 平坦化膜
29 メタル層
DESCRIPTION OF SYMBOLS 1 Power supply line 2 Contact hole 3 Peripheral area | region 4 Adhesion area | region 5 External connection terminal 6 Display area 10 Substrate 21 Common potential line 22 1st electrode 23 Organic EL layer 24 2nd electrode 25 Passivation film 26 Element isolation film 28 Planarization film 29 Metal layer

Claims (4)

基板上に、発光素子と、絶縁層を介して前記発光素子の下層に設けられ、前記発光素子を流れる電流を制御する駆動回路と、が各々行方向および列方向に配列して配置され、
前記発光素子は、前記駆動回路を被う絶縁層の上で、下層の第1電極と、上層の第2電極との間に設けられ、
前記第1電極は、前記駆動回路を介して、前記基板上の前記発光素子と前記駆動回路とが配置された領域の周辺に配置された第1の電源配線に接続され、
前記第2電極は、前記領域の周囲を取り囲んで前記絶縁層に開けられたコンタクトホールを介して第2の電源配線に接続されている表示装置であって、
前記基板の少なくとも1辺に沿って、前記コンタクトホールの片側に配置された前記第1の電源配線と、前記コンタクトホールの反対側に配置された前記第1の電源配線又は前記第2の電源配線の拡幅部とが並行に配置されていることを特徴とする表示装置。
On the substrate, a light emitting element and a drive circuit that is provided in a lower layer of the light emitting element via an insulating layer and controls a current flowing through the light emitting element are arranged in a row direction and a column direction, respectively.
The light emitting element is provided on the insulating layer covering the driving circuit, between the lower first electrode and the upper second electrode,
The first electrode is connected to a first power supply wiring disposed around a region where the light emitting element and the driving circuit are disposed on the substrate via the driving circuit,
The second electrode is a display device that is connected to a second power supply line through a contact hole that surrounds the region and is opened in the insulating layer,
The first power supply wiring disposed on one side of the contact hole and the first power supply wiring or the second power supply wiring disposed on the opposite side of the contact hole along at least one side of the substrate The widening part of this is arrange | positioned in parallel, The display apparatus characterized by the above-mentioned.
基板上に、発光素子と前記発光素子の駆動電流を制御する駆動回路とが各々複数個配置された表示領域と、前記駆動回路に電流を供給する第1と第2の電源配線が設けられた周辺領域と、を有する表示装置であって、
前記発光素子は下層の第1電極と上層の第2電極との間に設けられ、
前記駆動回路は第1電源配線に接続され、前記第1電極を介して前記発光素子に駆動電流を供給し、
前記第2電極は、前記周辺領域に設けられたコンタクトホールを介して、前記第2電極より下層の第2電源配線に接続され、
前記基板の面内において、前記第1電源配線の少なくとも一部は、前記コンタクトホールを介して前記第2電極に接触している前記第2電源配線の両側に、前記第2電源配線に沿って配置されていることを特徴とする表示装置。
Provided on the substrate are a display area in which a plurality of light emitting elements and a driving circuit for controlling the driving current of the light emitting elements are arranged, and first and second power supply lines for supplying current to the driving circuit. A display device having a peripheral region,
The light emitting element is provided between a lower first electrode and an upper second electrode,
The drive circuit is connected to a first power supply line and supplies a drive current to the light emitting element through the first electrode;
The second electrode is connected to a second power line below the second electrode through a contact hole provided in the peripheral region,
Within the plane of the substrate, at least a part of the first power supply wiring is along the second power supply wiring on both sides of the second power supply wiring contacting the second electrode through the contact hole. A display device characterized by being arranged.
基板上に、発光素子と前記発光素子の駆動電流を制御する駆動回路とが各々複数個配置された表示領域を有する表示装置であって、
前記発光素子は下層の第1電極と上層の第2電極との間に設けられ、
前記駆動回路は第1電源配線に接続され、前記第1電極を介して前記発光素子に駆動電流を供給し、
前記第2電極は、前記表示領域の周囲に設けられたコンタクトホールを介して、前記第2電極より下層の第2電源配線に接続され、
前記基板の面内において、前記第1電源配線は前記第2電源配線の片側に、前記第2電源配線に沿って配置され、前記第2電源配線は、前記コンタクトホールを介して前記第2電極に接触している部分から、前記第1電源配線が配置される側と反対側に延びて幅が広がっていることを特徴とする表示装置。
A display device having a display region in which a plurality of light emitting elements and a plurality of driving circuits for controlling driving currents of the light emitting elements are arranged on a substrate,
The light emitting element is provided between a lower first electrode and an upper second electrode,
The drive circuit is connected to a first power supply line and supplies a drive current to the light emitting element through the first electrode;
The second electrode is connected to a second power line below the second electrode through a contact hole provided around the display area,
In the plane of the substrate, the first power supply wiring is disposed along one side of the second power supply wiring along the second power supply wiring, and the second power supply wiring is connected to the second electrode through the contact hole. A display device characterized in that the width extends from the portion in contact with the first power supply wiring to the side opposite to the side where the first power supply wiring is disposed.
請求項1から3のいずれか1項に記載の表示装置と、被写体を撮像する撮像部と、前記撮像部で撮像された信号を処理する映像信号処理部と、を備え、前記映像信号処理部で信号処理された映像信号を前記表示装置で表示することを特徴とするカメラ。   4. The video signal processing unit comprising: the display device according to claim 1; an imaging unit that images a subject; and a video signal processing unit that processes a signal captured by the imaging unit. A video signal that has been subjected to signal processing in (1) is displayed on the display device.
JP2006310306A 2005-11-16 2006-11-16 Display device and camera Active JP4599336B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006310306A JP4599336B2 (en) 2005-11-16 2006-11-16 Display device and camera

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005331602 2005-11-16
JP2006310306A JP4599336B2 (en) 2005-11-16 2006-11-16 Display device and camera

Publications (2)

Publication Number Publication Date
JP2007164162A true JP2007164162A (en) 2007-06-28
JP4599336B2 JP4599336B2 (en) 2010-12-15

Family

ID=38247052

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006310306A Active JP4599336B2 (en) 2005-11-16 2006-11-16 Display device and camera

Country Status (1)

Country Link
JP (1) JP4599336B2 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009123538A (en) * 2007-11-15 2009-06-04 Sony Corp Organic electroluminescent display device
JP2009192682A (en) * 2008-02-13 2009-08-27 Sony Corp Display device and method of manufacturing the same
JP2009266395A (en) * 2008-04-22 2009-11-12 Seiko Epson Corp Organic electroluminescent device and electronic equipment
JP2014163991A (en) * 2013-02-21 2014-09-08 Japan Display Inc Display device
US9117784B2 (en) 2013-10-10 2015-08-25 Seiko Epson Corporation Light-emitting device and electronic apparatus
US9542888B2 (en) 2012-10-19 2017-01-10 Japan Display Inc. Display apparatus
JP2017139466A (en) * 2012-01-20 2017-08-10 株式会社半導体エネルギー研究所 Light-emitting device
TWI602290B (en) * 2012-10-08 2017-10-11 三星顯示器有限公司 Organic light emitting diode display
JP2018125303A (en) * 2018-05-07 2018-08-09 セイコーエプソン株式会社 Light emitting device and electronic apparatus
WO2019187121A1 (en) * 2018-03-30 2019-10-03 シャープ株式会社 Display device
JP2020012924A (en) * 2018-07-17 2020-01-23 セイコーエプソン株式会社 Light-emitting device and electronic apparatus
JP2020115406A (en) * 2019-01-17 2020-07-30 株式会社Joled Display panel and electronic equipment
US11545531B2 (en) 2019-11-18 2023-01-03 Seiko Epson Corporation Display device comprising a conductor having a width of the first portion in the second direction being greater than a width of the second portion in the first direction
JP7564871B2 (en) 2019-12-19 2024-10-09 グーグル エルエルシー Power Line Design for Sensors in Display Panels

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102118676B1 (en) * 2014-02-05 2020-06-04 삼성디스플레이 주식회사 Organic light-emitting display apparatus
KR102242397B1 (en) * 2020-05-28 2021-04-21 삼성디스플레이 주식회사 Organic light-emitting display apparatus

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003271075A (en) * 2002-03-13 2003-09-25 Toshiba Corp Display device
JP2004335267A (en) * 2003-05-08 2004-11-25 Sanyo Electric Co Ltd Organic el display
JP2004341513A (en) * 2003-04-25 2004-12-02 Semiconductor Energy Lab Co Ltd Display device
JP2005049808A (en) * 2003-07-29 2005-02-24 Samsung Sdi Co Ltd Flat panel display device
JP2005302707A (en) * 2004-03-16 2005-10-27 Semiconductor Energy Lab Co Ltd Light-emitting device
JP2006054111A (en) * 2004-08-12 2006-02-23 Sony Corp Display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003271075A (en) * 2002-03-13 2003-09-25 Toshiba Corp Display device
JP2004341513A (en) * 2003-04-25 2004-12-02 Semiconductor Energy Lab Co Ltd Display device
JP2004335267A (en) * 2003-05-08 2004-11-25 Sanyo Electric Co Ltd Organic el display
JP2005049808A (en) * 2003-07-29 2005-02-24 Samsung Sdi Co Ltd Flat panel display device
JP2005302707A (en) * 2004-03-16 2005-10-27 Semiconductor Energy Lab Co Ltd Light-emitting device
JP2006054111A (en) * 2004-08-12 2006-02-23 Sony Corp Display device

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009123538A (en) * 2007-11-15 2009-06-04 Sony Corp Organic electroluminescent display device
JP2009192682A (en) * 2008-02-13 2009-08-27 Sony Corp Display device and method of manufacturing the same
JP2009266395A (en) * 2008-04-22 2009-11-12 Seiko Epson Corp Organic electroluminescent device and electronic equipment
US8598782B2 (en) 2008-04-22 2013-12-03 Seiko Epson Corporation Organic electroluminescent device and electronic apparatus
JP2017139466A (en) * 2012-01-20 2017-08-10 株式会社半導体エネルギー研究所 Light-emitting device
TWI602290B (en) * 2012-10-08 2017-10-11 三星顯示器有限公司 Organic light emitting diode display
US11004394B2 (en) 2012-10-19 2021-05-11 Japan Display Inc. Display apparatus
US10573239B2 (en) 2012-10-19 2020-02-25 Japan Display Inc. Display apparatus
US11908409B2 (en) 2012-10-19 2024-02-20 Japan Display Inc. Display apparatus
US11568810B2 (en) 2012-10-19 2023-01-31 Japan Display Inc. Display apparatus
US10096283B2 (en) 2012-10-19 2018-10-09 Japan Display Inc. Display apparatus
US9542888B2 (en) 2012-10-19 2017-01-10 Japan Display Inc. Display apparatus
JP2014163991A (en) * 2013-02-21 2014-09-08 Japan Display Inc Display device
US9117784B2 (en) 2013-10-10 2015-08-25 Seiko Epson Corporation Light-emitting device and electronic apparatus
WO2019187121A1 (en) * 2018-03-30 2019-10-03 シャープ株式会社 Display device
US11997889B2 (en) 2018-03-30 2024-05-28 Sharp Kabushiki Kaisha Display device
JP2018125303A (en) * 2018-05-07 2018-08-09 セイコーエプソン株式会社 Light emitting device and electronic apparatus
JP2020012924A (en) * 2018-07-17 2020-01-23 セイコーエプソン株式会社 Light-emitting device and electronic apparatus
JP2020115406A (en) * 2019-01-17 2020-07-30 株式会社Joled Display panel and electronic equipment
JP7373103B2 (en) 2019-01-17 2023-11-02 JDI Design and Development 合同会社 Display panels and electronic equipment
US11545531B2 (en) 2019-11-18 2023-01-03 Seiko Epson Corporation Display device comprising a conductor having a width of the first portion in the second direction being greater than a width of the second portion in the first direction
JP7564871B2 (en) 2019-12-19 2024-10-09 グーグル エルエルシー Power Line Design for Sensors in Display Panels

Also Published As

Publication number Publication date
JP4599336B2 (en) 2010-12-15

Similar Documents

Publication Publication Date Title
JP4599336B2 (en) Display device and camera
US7851996B2 (en) Display apparatus
US9564482B2 (en) Display device and electronic apparatus
US10930867B2 (en) Display device
US7692377B2 (en) Light emitting display device provided with external connection terminal located at peripheral portions of a display area
US10535723B2 (en) Display device, method of manufacturing display device, and electronic apparatus
US20160141344A1 (en) Light-emitting element display device
US9107252B2 (en) Display panel, display unit, and electronic apparatus
US20070146245A1 (en) Display apparatus
KR101615470B1 (en) El display apparatus
JP5392526B2 (en) Display device and manufacturing method of display device
JP2007164161A (en) Display device and camera
JP2009301013A (en) Display device
US20200350519A1 (en) Display device and method of manufacturing display device
JP6179310B2 (en) LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
JP7050772B2 (en) Display devices and electronic devices
JP6221413B2 (en) LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
WO2020100442A1 (en) Display device
US20240224632A1 (en) Display device
JP2009093063A (en) Current drive type device and display device

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080207

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20090324

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20100201

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100423

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100615

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20100630

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100804

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100921

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100927

R150 Certificate of patent or registration of utility model

Ref document number: 4599336

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131001

Year of fee payment: 3