Nothing Special   »   [go: up one dir, main page]

ES2164042T3 - Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones. - Google Patents

Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones.

Info

Publication number
ES2164042T3
ES2164042T3 ES91203392T ES91203392T ES2164042T3 ES 2164042 T3 ES2164042 T3 ES 2164042T3 ES 91203392 T ES91203392 T ES 91203392T ES 91203392 T ES91203392 T ES 91203392T ES 2164042 T3 ES2164042 T3 ES 2164042T3
Authority
ES
Spain
Prior art keywords
addresses
binary word
bits
series
reduce
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES91203392T
Other languages
English (en)
Inventor
Jozef Albert Octaaf Goubert
Yves Therasse
Bart Joseph Gerard Pauwels
Raymond Didier Albert Wulleman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Application granted granted Critical
Publication of ES2164042T3 publication Critical patent/ES2164042T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3081ATM peripheral units, e.g. policing, insertion or extraction
    • H04L49/309Header conversion, routing tables or routing tags
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3009Header conversion, routing tables or routing tags
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3081ATM peripheral units, e.g. policing, insertion or extraction
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478Provisions for broadband connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Communication Control (AREA)

Abstract

UN PROCESO PARA REDUCIR EL NUMERO DE BITS DE UNA PALABRA BINARIA (AL) QUE CONSTITUYE UNA SERIE DE DIRECCIONES LLAMADAS DIRECCIONES INICIALES, DE LECTURA-ESCRITURA DE UNA MEMORIA DE TRADUCCION. EL PROCESO NO LIMITA A PRIORI LA LIBERTAD DE ELECCION DE LOS VALORES DE CAMPOS UTILIZADOS EN LA PALABRA BINARIA Y SU APLICACION ES POSIBLE, MEDIANTE COMPONENTES ELECTRONICOS CLASICOS, A UNA VELOCIDAD ELEVADA QUE CORRESPONDE AL RITMO BINARIO DE TRANSMISION EN UNA RED DE TELECOMUNICACION DE MULTIPLEXADO ASINCRONO.
ES91203392T 1991-12-23 1991-12-23 Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones. Expired - Lifetime ES2164042T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP91203392A EP0552384B1 (fr) 1991-12-23 1991-12-23 Procédé pour réduire le nombre de bits d'un mot binaire représentant une suite d'adresses

Publications (1)

Publication Number Publication Date
ES2164042T3 true ES2164042T3 (es) 2002-02-16

Family

ID=8208104

Family Applications (1)

Application Number Title Priority Date Filing Date
ES91203392T Expired - Lifetime ES2164042T3 (es) 1991-12-23 1991-12-23 Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones.

Country Status (6)

Country Link
US (1) US5481687A (es)
EP (1) EP0552384B1 (es)
JP (1) JP3553621B2 (es)
CA (1) CA2086050A1 (es)
DE (1) DE69132824T2 (es)
ES (1) ES2164042T3 (es)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430715A (en) * 1993-09-15 1995-07-04 Stratacom, Inc. Flexible destination address mapping mechanism in a cell switching communication controller
US5515370A (en) * 1994-03-31 1996-05-07 Siemens Aktiengesellschaft Circuit arrangement for line units of an ATM switching equipment
US5832290A (en) * 1994-06-13 1998-11-03 Hewlett-Packard Co. Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems
FR2726669B1 (fr) * 1994-11-04 1996-11-29 Thomson Csf Procede et dispositif de traduction d'un en-tete de cellule appliquee a l'entree d'un noeud d'un reseau asynchrone de transmission de donnees par paquets
US6002718A (en) * 1995-10-27 1999-12-14 Hewlett-Packard Company Method and apparatus for generating runlength-limited coding with DC control
FR2745454B1 (fr) * 1996-02-23 1998-09-25 Thomson Csf Procede de traduction pour un en-tete de cellule atm
US5757796A (en) * 1996-04-26 1998-05-26 Cascade Communications Corp. ATM address translation method and apparatus
DE19638174A1 (de) * 1996-09-18 1998-03-26 Siemens Ag Verfahren, durch welches Sätzen von verschiedene Parameter repräsentierenden Werten Adressen zuweisbar sind
JPH10150446A (ja) * 1996-11-19 1998-06-02 Fujitsu Ltd Atm交換システム
US6208655B1 (en) 1996-11-27 2001-03-27 Sony Europa, B.V., Method and apparatus for serving data
EP0847217A1 (en) * 1996-11-27 1998-06-10 Sony Europa B.V. Method and apparatus for translating VPI/VCI of an ATM cell into an internal ID
EP0862348A1 (en) 1997-02-28 1998-09-02 Alcatel Interfacing device to extract M sets of bits out of N sets of bits, control unit and logical cell
ATE224559T1 (de) * 1997-02-28 2002-10-15 Cit Alcatel Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle
FR2764757B1 (fr) * 1997-06-13 1999-08-27 Thomson Csf Procede de traduction d'un en-tete de cellule pour commutateur atm
US6154459A (en) * 1997-07-11 2000-11-28 Telefonaktiebolaget Lm Ericsson Data shaper for ATM traffic
US5963553A (en) * 1997-07-11 1999-10-05 Telefonaktiebolaget Lm Ericsson Handling ATM multicast cells
US6034958A (en) * 1997-07-11 2000-03-07 Telefonaktiebolaget Lm Ericsson VP/VC lookup function
US6088359A (en) * 1997-07-11 2000-07-11 Telefonaktiebolaget Lm Ericsson ABR server
US6185209B1 (en) 1997-07-11 2001-02-06 Telefonaktiebolaget Lm Ericsson VC merging for ATM switch
US6434115B1 (en) * 1998-07-02 2002-08-13 Pluris, Inc. System and method for switching packets in a network
EP0978966B1 (en) * 1998-08-05 2004-10-20 Italtel s.p.a. A method of address compression for cell-based and packet-based protocols and hardware implementations thereof
FR2790893B1 (fr) * 1999-03-12 2001-06-15 St Microelectronics Sa Dispositif d'association d'index a des adresses choisies parmi un nombre de valeurs plus grand que le nombre d'index disponibles
EP1168720B1 (en) * 2000-06-28 2007-01-10 Alcatel Telecommunication carrier processor subsystem with in-band control and addressing via cell header fields
US7809879B1 (en) 2000-09-26 2010-10-05 International Business Machines Corporation Method and apparatus for providing stream linking in audio/video disk media
US6553455B1 (en) 2000-09-26 2003-04-22 International Business Machines Corporation Method and apparatus for providing passed pointer detection in audio/video streams on disk media
GB0127650D0 (en) * 2001-11-19 2002-01-09 Nokia Corp Improvements in and relating to content delivery
RU2343636C2 (ru) * 2004-03-12 2009-01-10 Самсунг Электроникс Ко., Лтд. Способ и устройство для построения карты ie с использованием редуцированного cid в широкополосных ofdma системах
EP1955493B1 (en) * 2005-11-22 2010-07-14 Freescale Semiconductor A method for processing atm cells and a device having atm cell processing capabilites
US7911936B2 (en) * 2006-10-30 2011-03-22 Intel Corporation Techniques to reduce overhead in OFDMA based wireless networks

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654654A (en) * 1983-02-07 1987-03-31 At&T Bell Laboratories Data network acknowledgement arrangement
US4933938A (en) * 1989-03-22 1990-06-12 Hewlett-Packard Company Group address translation through a network bridge
JP2668438B2 (ja) * 1989-04-21 1997-10-27 三菱電機株式会社 データ検索装置
US5185860A (en) * 1990-05-03 1993-02-09 Hewlett-Packard Company Automatic discovery of network elements
US5276868A (en) * 1990-05-23 1994-01-04 Digital Equipment Corp. Method and apparatus for pointer compression in structured databases
US5128932A (en) * 1990-08-27 1992-07-07 Bell Communications Research, Inc. Traffic flow control and call set-up in multi-hop broadband networks
US5227778A (en) * 1991-04-05 1993-07-13 Digital Equipment Corporation Service name to network address translation in communications network
US5406278A (en) * 1992-02-28 1995-04-11 Intersecting Concepts, Inc. Method and apparatus for data compression having an improved matching algorithm which utilizes a parallel hashing technique
US5371499A (en) * 1992-02-28 1994-12-06 Intersecting Concepts, Inc. Data compression using hashing

Also Published As

Publication number Publication date
CA2086050A1 (en) 1993-06-24
EP0552384A1 (fr) 1993-07-28
DE69132824T2 (de) 2002-06-27
JP3553621B2 (ja) 2004-08-11
JPH05298212A (ja) 1993-11-12
US5481687A (en) 1996-01-02
EP0552384B1 (fr) 2001-11-21
DE69132824D1 (de) 2002-01-03

Similar Documents

Publication Publication Date Title
ES2164042T3 (es) Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones.
KR880004657A (ko) 비트 전송 속도 감소 방법 및 그 회로 장치
KR940008494A (ko) 가변길이 부호 디코더
ES2148295T3 (es) Procedimiento y dispositivo de entrelazamiento de una secuencia de elementos de datos.
ATE83104T1 (de) Anordnung zur kodierung und dekodierung von sequentiellen nachrichten in datenverarbeitungssystemen.
CA2037142A1 (en) Logic structure and circuit for fast carry
MX9305186A (es) Administracion en sistemas abiertos y de telecomunicacion.
DE69936000D1 (de) Präzisionsverbesserung durch einsatz von transformationskoeffizientbitebenen
KR850002716A (ko) 펄스 부호 변조형 번역기
KR860003715A (ko) 정보 전송방법 및 엔코딩, 디코딩장치
CA2051854A1 (en) Computing method of floating-point represented data
EP0256297A3 (en) A cross-point bit-switch
KR850700162A (ko) 데이타 처리장치용 출력 비교 제어 시스템 및 방법
Feit Some properties of the Green correspondence
RU2018927C1 (ru) Сумматор по модулю три
KR890009095A (ko) 3게이트 방식 링 카운터 회로 2
KR960025207A (ko) Lzw를 이용한 완성형 한글의 데이타 압축방법
JPS56161743A (en) Remote input and output method
JPS5215345A (en) Information sender
JPS57199059A (en) Extension address system
KR930018853A (ko) 전 가산기
Perrot On the relationship between finite automata, finite monoids, and prefix codes.
MX168135B (es) Metodo de procesamiento de caracteres compuestos procesadores de palabras
JPS57146341A (en) Data processor
RU1797110C (ru) Устройство дл подсчета числа единиц

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 552384

Country of ref document: ES