Nothing Special   »   [go: up one dir, main page]

EP3440511A1 - Process compatibility improvement by fill factor modulation - Google Patents

Process compatibility improvement by fill factor modulation

Info

Publication number
EP3440511A1
EP3440511A1 EP16898139.7A EP16898139A EP3440511A1 EP 3440511 A1 EP3440511 A1 EP 3440511A1 EP 16898139 A EP16898139 A EP 16898139A EP 3440511 A1 EP3440511 A1 EP 3440511A1
Authority
EP
European Patent Office
Prior art keywords
target
elements
pitch
design
metrology
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP16898139.7A
Other languages
German (de)
French (fr)
Other versions
EP3440511A4 (en
EP3440511B1 (en
Inventor
Vladimir Levinski
Eitan HAJAJ
Tal ITZKOVICH
Sharon AHARON
Michael E. Adel
Yuri Paskover
Daria Negri
Yuval LUBASHEVSKY
Amnon Manassen
Myungjun Lee
Mark D Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KLA Corp
Original Assignee
KLA Tencor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KLA Tencor Corp filed Critical KLA Tencor Corp
Publication of EP3440511A1 publication Critical patent/EP3440511A1/en
Publication of EP3440511A4 publication Critical patent/EP3440511A4/en
Application granted granted Critical
Publication of EP3440511B1 publication Critical patent/EP3440511B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70491Information management, e.g. software; Active and passive control, e.g. details of controlling exposure processes or exposure tool monitoring processes
    • G03F7/705Modelling or simulating from physical phenomena up to complete wafer processes or whole workflow in wafer productions
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • G03F7/70625Dimensions, e.g. line width, critical dimension [CD], profile, sidewall angle or edge roughness
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • G03F7/70633Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70681Metrology strategies
    • G03F7/70683Mark designs
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/706843Metrology apparatus
    • G03F7/706849Irradiation branch, e.g. optical system details, illumination mode or polarisation control
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7073Alignment marks and their environment
    • G03F9/7076Mark details, e.g. phase grating mark, temporary mark
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7088Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions

Definitions

  • the present invention relates to the field of metrology, and more particularly, to overlay metrology target design.
  • the minimum pitch of the integration scheme is significantly smaller than the so-called coarse pitch of the metrology structure which is optimized for the metrology sensor.
  • the lower bound of the coarse pitch is typically set by the requirement that for a given illumination wavelength, a minimum of two diffraction orders are required to be collected by the sensor collection optics.
  • the minimum illumination wavelength is bound by the opacity at short wavelengths of intermediate layers between the current and previous layer gratings of the metrology target.
  • the minimum printable lithographic pitch may be 100 nm while the coarse pitch of the overlay target may be in the order of 2000 nm.
  • the conventional method to achieve process compatibility is to reduce the size of the segmentation (the fine pitch of the metrology target) to the domain of the minimum design rule feature of the specific layer.
  • segmentation the fine pitch of the metrology target
  • sensitivity decreases to a level in which the sensor is unable to extract the overlay within reasonable bounds of uncertainty.
  • Various prior art target designs have been suggested to optimize targets in view of this innate tradeoff, such as parallel, orthogonal or even diagonal segmentation of target structures, as exemplified in Figures IB, 1C and ID, respectively.
  • Figures IB, 1C and I D schematically il lustrate parallel , orthogonal and diagonal segmentation schemes 90 of target structures, respectively, according to the prior art.
  • Figures IB, 1C and I D illustrate segmentation schemes 90 (spacer assis quadruple patterning parallel segmentation) as GDS Mask schemes 91 and as on -wafer schemes 92.
  • Target elements comprise segmentation elements 70 having a fine segmentation pitch 76 and a coarse segmentation pitch 95, with spaces 94 between adjacent segmented structures composed of the target elements.
  • the target structures comprise these segmented structures 71 with gaps 73 between them which are printed as corresponding structures 97 and gaps 96.
  • SADP self-aligned double patterning
  • SAQP self-aligned quadruple patterning
  • Figures I E and IF schematically illustrate segmentation schemes 90 with CMP assist features 72, according to the prior art.
  • Figures IE and IF illustrate segmentation schemes 90 (spacer assist quadruple patterning parallel segmentation) as GDS Mask schemes 91 and as on-wafer schemes 92.
  • CMP assist features 72 are segmented features residing in spaces 73, reducing the effective spaces (area without features). In order to maintain the distinction between bars 71 and spaces 73, the segmentation of CMP assist features 72 is by design inherently different from the segmentation of bar 71.
  • the differences may include different segmentation orientation, illustrated schematically in Figure IE, and intentional incompatibility with design rules (in the order of twice of the minimum design rule) illustrated schematically in Figure IF (pitch 94C » pitch 76).
  • pitch 94C » pitch 76 due to limitation of the lithographic process (to avoid proximity effects issues damaging printabi lity), spaces 94B between CMP assist features 72 as well as spaces 94A, which are different from the minimal segmentation spacing, are maintained between segmentation elements 70 and CMP assist elements 72 (usually space 94A » pitch 76).
  • One aspect of the present invention provides a target design method comprising defining target elements by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch.
  • FIGS IB, 1C and ID schematically illustrate parallel, orthogonal and diagonal segmentation schemes of target structures, respectively, according to the prior art.
  • FIG. IE and I F schematically illustrate segmentation schemes with CMP assist features, according to the prior art.
  • Figures 2A and 2B are high level schematic illustrations of composite periodic target structure designs which are derived by target design methods, according to some embodiments of the invention.
  • Figure 2C is a high level schematic illustration of fine pitch selection, according to some embodiments of the invention.
  • Figures 3A-3D are schematic illustrations of comparisons between the device, prior art targets and disclosed target designs, according to some embodiments of the invention.
  • Figure 4 is a high level flowchart illustrating a method, according to some embodiments of the invention.
  • the terms "element ' ", "target element” and “assist element” as used in this application refer to parts of metrology targets, particularly imaging targets, at any of their production stages, such as the design stage, the reticle, the resist, various production steps and the resulting target.
  • metrology targets comprise periodic structures having repeating elements, to which the present invention refers.
  • the target elements may be on the reticle used to transfer the target design to the wafer.
  • the disclosed design principles and resulting structures are not limited to any specific production step, and may be applied with respect to any of the production steps, which are linked by the used lithography technology. It is emphasized that similar design principles and target element designs may be used in scatterometry targets, and the disclosed invention is applicable, with appropriate modifications of target design, to scatterometry targets as well as to imaging targets,
  • Embodiments of the present invention provi de efficient and economical methods and mechanism for improving and optimizing metrology target designs and thereby provide improvements to the technological field of metrology, particularly in providing overlay imaging and/or scatterometry metrology targets which optimize the tradeoff between measurement accuracy and target printability.
  • the fidelity of overlay metrology target may be improved by constructing targets more strictly within the bounds of compatibility with advanced patterning techniques such as self-aligned double and quadruple patterning (SADP and SAQP, respectively), which are however not to be understood as limiting the invention.
  • SADP and SAQP self-aligned double and quadruple patterning
  • Process compatibility may be improved by fill factor modulation on the basis of this compatibility.
  • FIGS 2A and 2B are high level schematic illustrations of composite periodic target structure designs 100 which are derived by target design methods 200, according to some embodiments of the invention.
  • Figures 2A and 2B schematically illustrate spacer assist quadruple patterning fill factor modulation (FFM) segmentation schemes as a bright field mask, with elements 70 representing printed elements.
  • FFM spacer assist quadruple patterning fill factor modulation
  • Method 200 starts from a periodic structure 80 (representing a generic device design) composed of repeating elements 70 at a pitch 75 (pitch p, e.g., in the scale of lOOnm), which defines a basic grid (elements 70 having a critical dimension (CD) 74).
  • pitch p e.g., in the scale of lOOnm
  • CD critical dimension
  • target elements 71 are defined, and target designs 100 are reached, by replacing elements 70 from periodic pattern 80 by assist elements 105 having at least one geometric difference from the replaced elements, to form a composite periodic structure 100 that maintains pitch 75 (the same pitch /?) as a single pitch of structure 105.
  • the replacement may be seen as comprising a stage 220 of removing at least some of elements 70 from to-be gaps 103, generating thereby gaps 76 larger than pitch 75 in intermediate structure 220.4, and a stage 230 of filling gaps 76 with assist elements 105 to re-establish pitch 75 as the single pitch p in structure 100.
  • Target elements 71 thus comprise regions of elements 70 having the same geometric features and being at the pitch p, while gaps 104 comprise regions of assist elements 105 having different geometric features while maintain the same pitch p.
  • resulting composite periodic structure 100 has target elements 71 as units 107A providing coarse lines 107 and a base unit 106A recurring at a coarse pitch 106 (e.g., in the scale of 2000nm), which, being large enough, provides the optical resolution, while fine pitch 75 provides the printability.
  • the different geometric feature between elements 70 and assist elements 105 may be the critical dimension (CD), e.g., assist elements 105 may be narrower than elements 70 and have a smaller assist element CD 114 ⁇ target element CD 74,
  • the resulting target 102 has target elements 109 which are distinct enough from gaps 108 and therefore provide the required optical resolution (of coarse lines 107 and at coarse pitch 106), while the pitch/? of target design 100 complies with the design rules to avoid inaccuracies resulting from printing issues.
  • Composite periodic target structure designs 100 comprising target elements 71 and assist elements 105 which differ by at least one geometric feature and are positioned at the single pitch p to form the composite periodic target structure, may be used as building blocks for full scale metrology target designs, using designs 100 to replace some or all of prior art designs 90, 91 (as exemplified in Figisre 2B by a standard AIM, advanced imaging metrology, target design).
  • Embodiments of the current invention overcome the shortcomings of the prior art.
  • the illustrated embodiments are generally described with respect to Self-Aligned Double and Quadruple Patterning (SADP and SAQP, respectively) in a non-limiting manner, and may be applied to other integration schemes as well .
  • the present invention discloses fill factor modulation as a new solution to the trade-off problem optical resolution (requiring a coarse pitch in the scale of 2000nm) versus target printability (requiring a fine pitch in the scale of lOOnm).
  • the present invention discloses a high density architecture design following the device segmentation lattice (or a predefined periodicity compatible with the photolithography and fabrication process) at fine pitch 75, in which some of recurring elements 70 are removed, either completely or replaced with SRAF (sub-resolution assist features) elements 105.
  • the number and location of removed elements per ⁇ target may be optimized for specific target stack.
  • Figisre 2C is a high level schematic illustration of fine pitch selection, according to some embodiments of the invention.
  • Pitch 75 may be selected according to the respective patterning process, and in particular, the introduction of SRAF elements 105 to the mask allows supporting the periodicity of mask pattern 100 with device pitch 75 which reduces the offset between printed pattern 102 and the device due to scanner aberrations.
  • target structures 100 may comprise multiple target structures 71 which are configured to share a common center of symmetry upon alignment, wherein each target structure 71 comprises at least two pattern elements per direction.
  • the pattern elements comprise features which are constrained to locations on a segmentation grid which is consistent with the periodicity of specific patterning process.
  • the fill factor of the present vs. the absent features may be adjusted to create contrast at a periodicity which can be detected by a metrology sensor.
  • the minimal open space width for double and quadruple patterning is defined in the following non-limiting example.
  • the minimal open space width 77B is 5 -22.5nm - 7nm ⁇ 105 ran.
  • This minimal space width may be further reduced by using non-periodic segmentation within coarse pitch 106.
  • Open spaces 77A, 77B which are left in the printed pattern are a trade-off between target contrast and process compatibility of the target.
  • Figures 3A-3D are schematic illustrations of comparisons between the device, prior art targets and disclosed target designs, according to some embodiments of the invention. The comparison illustrates, in a non-limiting manner, advantages of disclosed target designs 100 and ways to optimize target designs 100 with respect to the tradeoffs described above.
  • Figure 3A schematically illustrates masks for respective device 80A (corresponding to device 80), standard AIM target 90 A (corresponding to standard AIM target 90), FFM target element 220B (corresponding to FFM target 220A) and FFM with SRAF target designs 100A (corresponding to FFM with SRAF target designs 100).
  • the masks represent schematically dark field mask which are commonly used for overlay targets, with elements 60, 60A, 60B, 60C representing the light blocking (e.g., chrome) regions in the reticle of the mask.
  • Figure 3A is a high level schematic illustration of exemplary device mask 80A, standard ⁇ target mask 90A, fill factor modulated (FFM) target mask 220B and FFM with SRAF target design mask 100 A used in a target design test, according to some embodiments of the invention.
  • Elements 70A, pitch 75A and CD 74A are illustrated schematically in the corresponding locations to elements 70, pitch 75 and CD 74 illustrated in Figures 2A and 2B.
  • Corresponding elements 60, pitch 65 and CD 64 of respective masks 80A, 90A, 220B and 100A are schematically illustrated as well, as are target elements 71 and gaps 103, 104.
  • device pitch 75 may be lOOnm and device CD may be 50nm.
  • coarse pitch 106 may be 1700nm
  • coarse line 107 e.g., twelve target elements 70
  • L:S ratios larger than one (L: S > 1), for either bright or dark field mask designs may be used to improve printability and PP),
  • FIG. 3B is a high level schematic illustration of an aerial image performance test of the target mask designs presented in Figure 3A, according to some embodiments of the invention.
  • Using an optimized dipole X illumination with a dark field binary mask and positive tone development anchored on the device and using Y polarization a comparison of the aerial images for designs 80, 90, 220A and 100 is shown.
  • the inventors point out that with respect to AIM: target 90 and FFM target 220A, FFM+SRAF target 100 provides an aerial image which matches best to device 80 and also has the largest process window.
  • the difference in imaging performance is particularly notable at the edge line 70B, which is of special importance for the imaging performance.
  • Figure 3C is a high level schematic illustration of a resist imaging performance test of the target designs presented in Figure 3A, according to some embodiments of the invention.
  • the inventors point out that with respect to AIM target 90 and FFM target 220A, FFM+SRAF target 100 provides the best edge line printability, in agreement with the results presented in Figure 3B.
  • Figure 3C exemplifies the improvement of imaging performance when advancing from AIM target 90 through FFM target 220A to FFM+SRAF target 100, as the resulting target image profiles become closer to the device image profile 80 (as device 80 has, by design, better lithographic performance compared to overlay targets).
  • Figure 3D is a high level schematic illustration of diffraction comparisons the the scanner's exit pupil of the target designs presented in Figure 3A, according to some embodiments of the invention.
  • the inventors point out that with respect to AIM target 90 and FFM target 220A, FFM+SRAF target 100 provides better pupil matching results (illustrated by a broad arrow) that reduces the PPE bias as it provides the maximal intensity (top line of images) and a most similar shape of the diffraction signals (bottom line of images).
  • spaces 104 and/or pitch 75 may be adjusted to avoid a forbidden lithographic pitch.
  • spaces 104 and/or pitch 75 may be adjusted to obtain a close match in diffraction patterns of the target with respect to a model device (e.g., device 80 and the diffraction patterns schematically illustrated in Figure 3D).
  • SRAF assist elements 105 configured to obtain a close match in diffraction patterns of the target with respect to a model device (e.g., device 80 and the diffraction patterns schematically illustrated in Figure 3D) may be added composite periodic structure 100.
  • FIG. 4 is a high level flowchart illustrating a method 200, according to some embodiments of the invention.
  • the method stages may be carried out with respect to target structures 100 described above, which may optionally be configured to implement method 200.
  • Method 200 may be at least partially implemented by at least one computer processor, e.g., in a metrology target design module.
  • Certain embodiments comprise computer program products comprising a computer readable storage medium having computer readable program embodied therewith and configured to carry out the relevant stages of method 200.
  • Certain embodiments comprise target design files of respective targets designed by embodiments of method 200.
  • Method 200 may comprise defining target elements by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch (stage 210).
  • the at least one geometric difference may be a critical dimension.
  • Method 200 may comprise deleting elements from a device-based periodic pattern (stage 220), introducing assist elements to re-instate the fine pitch (stage 230) and optionally designing the assist elements to optimize printability and optical resolution of the target elements (stage 240).
  • Method 200 may comprise adjusting the spaces and/or the fine segmentation to avoid a forbidden lithographic pitch (stage 250) and/or adjusting the spaces and/or the fine segmentation to obtain a close match in the diffraction pattern of the device and the target (stage 255).
  • Method 200 may comprise adding SRAF element(s) to obtain a close match in the diffraction pattern of the device and the target (stage 260).
  • Method 200 may comprise using lithography simulation in the design of the edge placements of the fine segmentation (stage 270),
  • Method 200 may further comprise designing imaging targets from the composite periodic structures (stage 280) and producing and/or measuring the targets (stage 290), Method 200 may comprise carrying out any of the stages using computer processor(s) (stage 295).
  • Method 200 may comprise stages taught by U.S. Patent No. 7,925,486, incorporated herein by reference in its entirety, which discloses computer-implemented methods, carrier media, and systems for creating a metrology target structure design for a reticle layout. It is noted that overlay scatterometry targets may be designed using the disclosed principles and the disclosed target elements, and are considered likewise part of the present disclosure.
  • Certain embodiments comprise metrology measurements of targets 100 and/or targets designed by methods 200, possibly measurements taken using polarized illumination.
  • targets 100 and methods 200 may provide improved printability, due to constraining the location of all elements in the target to the segmentation grid. This advantage is achieved in embodiments which provide enough space to add SRAF elements 105 after increasing the CD for FFM patterns 220A. It is emphasized that this condition of commensurability between coarse and fine pitch is non-limiting. Targets 100 and methods 200 may provide improved process compatibility, due to constraining all elements to the device critical dimension, while maintaining minimal spacing between the on wafer features. Targets 100 and methods 200 may provide improved target-to- device matching (minimizing target to device offsets) due to device-like response of proposed target structure to various pattern-dependent (such as density, L/S dimensions) process steps (Lithography, Etch, CMP, possibly even deposition).
  • pattern-dependent such as density, L/S dimensions
  • These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or portion diagram or portions thereof.
  • the computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or portion diagram or portions thereof,
  • each portion in the flowchart or portion diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s).
  • the functions noted in the portion may occur out of the order noted in the figures. For example, two portions shown in succession may, in fact, be executed substantially concurrently, or the portions may sometimes be executed in the reverse order, depending upon the functionality involved.
  • each portion of the portion diagrams and/or flowchart illustration, and combinations of portions in the portion diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
  • an embodiment is an example or implementation of the invention.
  • the various appearances of "one embodiment”, “an embodiment”, “certain embodiments” or “some embodiments” do not necessarily all refer to the same embodiments.
  • various features of the invention may be described in the context of a single embodiment, the features may also be provided separately or in any suitable combination.
  • the invention may also be implemented in a single embodiment.
  • Certain embodiments of the invention may include features from different embodiments disclosed above, and certain embodiments may incorporate elements from other embodiments disclosed above.
  • the disclosure of elements of the invention in the context of a specific embodiment is not to be taken as limiting their use in the specific embodiment alone.
  • the invention can be carried out or practiced in various ways and that the invention can be implemented in certain embodiments other than the ones outlined in the description above.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Multimedia (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Length Measuring Devices By Optical Means (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)

Abstract

Metrology targets and target design methods are provided, in which target elements are defined by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch. Constructing targets within the bounds of compatibility with advanced multiple patterning techniques improves the fidelity of the targets and fill factor modulation enables adjustment of the targets to produce sufficient metrology sensitivity for extracting the overlay while achieving process compatibility of the targets.

Description

PROCESS COMPATIBILITY IMPROVEMENT BY FILL FACTOR
MODULATION
CROSS REFERENCE TO RELATED APPLICATIONS
[0001 j This application claims the benefit of U.S. Provisional Patent Application No. 62/318,086 filed on April 4, 2016, which is incorporated herein by reference in its entirety.
BACKGROUND OF THE INVENTION
1. TECHNICAL FIELD
[0002] The present invention relates to the field of metrology, and more particularly, to overlay metrology target design.
2. DISCUSSION OF RELATED ART
[0003] Overlay metrology structures face the need to meet the conflicting requirements of metrology sensitivity on the one hand, and manufacturability or process compatibility on the other hand. Correspondingly, as an illustration, Figure 1A schematically presents the tradeoff between the sensitivity and the process compatibility of the target design in relation to the segmentation size of the target structures, according to the prior art.
[0004] As a general rule the minimum pitch of the integration scheme is significantly smaller than the so-called coarse pitch of the metrology structure which is optimized for the metrology sensor. The lower bound of the coarse pitch is typically set by the requirement that for a given illumination wavelength, a minimum of two diffraction orders are required to be collected by the sensor collection optics. Furthermore, in many cases the minimum illumination wavelength is bound by the opacity at short wavelengths of intermediate layers between the current and previous layer gratings of the metrology target. For example, the minimum printable lithographic pitch may be 100 nm while the coarse pitch of the overlay target may be in the order of 2000 nm.
[0005] The conventional method to achieve process compatibility is to reduce the size of the segmentation (the fine pitch of the metrology target) to the domain of the minimum design rule feature of the specific layer. There is an innate tradeoff in this approach since as the segmentation size approaches that of the minimum design rule for which the manufacturing process has been optimized, the sensitivity decreases to a level in which the sensor is unable to extract the overlay within reasonable bounds of uncertainty. Various prior art target designs have been suggested to optimize targets in view of this innate tradeoff, such as parallel, orthogonal or even diagonal segmentation of target structures, as exemplified in Figures IB, 1C and ID, respectively.
[0006] In recent semiconductor manufacturing nodes, self-aligned double and quadruple patterning have emerged as viable and critical alternatives to extreme UV (ultraviolet) or other advanced patterning schemes to enable ever denser and smaller features. In these methods, the ability to print ever tighter pitches in enabled by complex integration schemes having extremely tight restrictions on what can and cannot be printed.
[0007] Figures IB, 1C and I D schematically il lustrate parallel , orthogonal and diagonal segmentation schemes 90 of target structures, respectively, according to the prior art. Figures IB, 1C and I D illustrate segmentation schemes 90 (spacer assis quadruple patterning parallel segmentation) as GDS Mask schemes 91 and as on -wafer schemes 92. Target elements comprise segmentation elements 70 having a fine segmentation pitch 76 and a coarse segmentation pitch 95, with spaces 94 between adjacent segmented structures composed of the target elements. The target structures comprise these segmented structures 71 with gaps 73 between them which are printed as corresponding structures 97 and gaps 96. However, these prior art methods typically result in design rule violations in multiple patterning schemes, e.g., due to the SADP (self-aligned double patterning) or SAQP (self-aligned quadruple patterning) integration schemes.
[0008] Because of the optical limitation of the measurement tools (using visible light) a minimal space 96 between bars 97 has to be maintained, to comply with the optical resolution and induce contrast between line and space. Large space 96 may impact the process compatibility of the target, hence reducing the target performances and the device to target similarity. In order to overcome this issue, CMP (chemical mechanical processing) assist features were introduced, trading off the process compati bility with the contrast.
[0009] Figures I E and IF schematically illustrate segmentation schemes 90 with CMP assist features 72, according to the prior art. Figures IE and IF illustrate segmentation schemes 90 (spacer assist quadruple patterning parallel segmentation) as GDS Mask schemes 91 and as on-wafer schemes 92. CMP assist features 72 are segmented features residing in spaces 73, reducing the effective spaces (area without features). In order to maintain the distinction between bars 71 and spaces 73, the segmentation of CMP assist features 72 is by design inherently different from the segmentation of bar 71. The differences may include different segmentation orientation, illustrated schematically in Figure IE, and intentional incompatibility with design rules (in the order of twice of the minimum design rule) illustrated schematically in Figure IF (pitch 94C » pitch 76). In addition, due to limitation of the lithographic process (to avoid proximity effects issues damaging printabi lity), spaces 94B between CMP assist features 72 as well as spaces 94A, which are different from the minimal segmentation spacing, are maintained between segmentation elements 70 and CMP assist elements 72 (usually space 94A » pitch 76).
SUMMARY OF THE INVENTION
[0010] The following is a simplified summary providing an initial understanding of the invention. The summary does not necessarily identify key elements nor limits the scope of the invention, but merely serves as an introduction to the following description.
[0011] One aspect of the present invention provides a target design method comprising defining target elements by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch.
[0012] These, additional, and/or other aspects and/or advantages of the present invention are set forth in the detailed description which follows; possibly inferable from the detailed description; and/or learnable by practice of the present invention.
BRIEF DESCRIPTION OF THE DRAWINGS
[0013] For a better understanding of embodiments of the invention and to show how the same may be carried into effect, reference wi ll now be made, purely by way of example, to the accompanying drawings in which like numerals designate corresponding elements or sections throughout.
[0014] In the accompanying drawings: [OOlSj Figure 1A schematically presents the tradeoff between the sensitivity and the process compatibility of the target design in relation to the segmentation size of the target structures, according to the prior art.
[0016] Figures IB, 1C and ID schematically illustrate parallel, orthogonal and diagonal segmentation schemes of target structures, respectively, according to the prior art.
[0017] Figures IE and I F schematically illustrate segmentation schemes with CMP assist features, according to the prior art.
[0018] Figures 2A and 2B are high level schematic illustrations of composite periodic target structure designs which are derived by target design methods, according to some embodiments of the invention.
[0019] Figure 2C is a high level schematic illustration of fine pitch selection, according to some embodiments of the invention.
[0020] Figures 3A-3D are schematic illustrations of comparisons between the device, prior art targets and disclosed target designs, according to some embodiments of the invention.
[0021] Figure 4 is a high level flowchart illustrating a method, according to some embodiments of the invention.
DETAILED DESCRIPTION OF THE INVENTION
[0022] Prior to the detailed description being set forth, it may be helpful to set forth definitions of certain terms that wil l be used hereinafter,
[0023] The terms "element'", "target element" and "assist element" as used in this application refer to parts of metrology targets, particularly imaging targets, at any of their production stages, such as the design stage, the reticle, the resist, various production steps and the resulting target. Typically, metrology targets comprise periodic structures having repeating elements, to which the present invention refers. For example, the target elements may be on the reticle used to transfer the target design to the wafer. It is explicitly noted that while physical characteristics of the targets at various production stages differ, the disclosed design principles and resulting structures are not limited to any specific production step, and may be applied with respect to any of the production steps, which are linked by the used lithography technology. It is emphasized that similar design principles and target element designs may be used in scatterometry targets, and the disclosed invention is applicable, with appropriate modifications of target design, to scatterometry targets as well as to imaging targets,
[0024] In the following description, various aspects of the present invention are described. For purposes of explanation, specific configurations and details are set forth in order to provide a thorough understanding of the present invention. However, it will also be apparent to one skilled in the art that the present invention may be practiced without the specific details presented herein. Furthermore, well known features may have been omitted or simplified in order not to obscure the present invention. With specific reference to the drawings, it is stressed that the particulars shown are by way of example and for purposes of illustrative discussion of the present invention only, and are presented in the cause of providing what is believed to be the most useful and readily understood description of the principles and conceptual aspects of the invention. In this regard, no attempt is made to show structural details of the invention in more detail than is necessary for a fundamental understanding of the invention, the description taken with the drawings making apparent to those skilled in the art how the several forms of the invention may be embodied in practice.
[0025] Before at least one embodiment of the invention is explained in detail, it is to be understood that the invention is not limited in its application to the details of construction and the arrangement of the components set forth in the following description or illustrated in the drawings. The invention is applicable to other embodiments that may be practiced or carried out in various ways as well as to combinations of the disclosed embodiments. Also, it is to be understood that the phraseology and terminology employed herein is for the purpose of description and should not be regarded as limiting.
[0026] Unless specifically stated otherwise, as apparent from the following discussions, it is appreciated that throughout the specification discussions utilizing terms such as "processing", "computing", "calculating", "determining", "enhancing" or the like, refer to the action and/or processes of a computer or computing system, or similar electronic computing device, that manipulates and/or transforms data represented as physical, such as electronic, quantities within the computing system's registers and/or memories into other data similarly represented as physical quantities within the computing system's memories, registers or other such information storage, transmission or display devices.
[0027] Embodiments of the present invention provi de efficient and economical methods and mechanism for improving and optimizing metrology target designs and thereby provide improvements to the technological field of metrology, particularly in providing overlay imaging and/or scatterometry metrology targets which optimize the tradeoff between measurement accuracy and target printability.
[0028] The inventors have found out that the fidelity of overlay metrology target may be improved by constructing targets more strictly within the bounds of compatibility with advanced patterning techniques such as self-aligned double and quadruple patterning (SADP and SAQP, respectively), which are however not to be understood as limiting the invention. Process compatibility may be improved by fill factor modulation on the basis of this compatibility. With respect to the prior art (e.g., as illustrated in Figures 1B-1F above), disclosed embodiments provide metrology target designs which remain within the bounds of these complex integration schemes but still produce sufficient metrology sensitivity to enable extraction of the overlay within reasonable bounds of uncertainty, [0029] Figures 2A and 2B are high level schematic illustrations of composite periodic target structure designs 100 which are derived by target design methods 200, according to some embodiments of the invention. Figures 2A and 2B schematically illustrate spacer assist quadruple patterning fill factor modulation (FFM) segmentation schemes as a bright field mask, with elements 70 representing printed elements.
[0030] Method 200 starts from a periodic structure 80 (representing a generic device design) composed of repeating elements 70 at a pitch 75 (pitch p, e.g., in the scale of lOOnm), which defines a basic grid (elements 70 having a critical dimension (CD) 74). This starting point is different from the prior art as illustrated in Figures 1B-1F, which start from segmented periodic structures 90 and seeks to fi ll gaps 94 between segments 71. In the present invention in contrast, target elements 71 are defined, and target designs 100 are reached, by replacing elements 70 from periodic pattern 80 by assist elements 105 having at least one geometric difference from the replaced elements, to form a composite periodic structure 100 that maintains pitch 75 (the same pitch /?) as a single pitch of structure 105. [0031] The replacement may be seen as comprising a stage 220 of removing at least some of elements 70 from to-be gaps 103, generating thereby gaps 76 larger than pitch 75 in intermediate structure 220.4, and a stage 230 of filling gaps 76 with assist elements 105 to re-establish pitch 75 as the single pitch p in structure 100. Target elements 71 thus comprise regions of elements 70 having the same geometric features and being at the pitch p, while gaps 104 comprise regions of assist elements 105 having different geometric features while maintain the same pitch p. As illustrated in Figure 2B, resulting composite periodic structure 100 has target elements 71 as units 107A providing coarse lines 107 and a base unit 106A recurring at a coarse pitch 106 (e.g., in the scale of 2000nm), which, being large enough, provides the optical resolution, while fine pitch 75 provides the printability. The different geometric feature between elements 70 and assist elements 105 may be the critical dimension (CD), e.g., assist elements 105 may be narrower than elements 70 and have a smaller assist element CD 114 < target element CD 74,
[0032] The resulting target 102 has target elements 109 which are distinct enough from gaps 108 and therefore provide the required optical resolution (of coarse lines 107 and at coarse pitch 106), while the pitch/? of target design 100 complies with the design rules to avoid inaccuracies resulting from printing issues.
[0033] Composite periodic target structure designs 100, comprising target elements 71 and assist elements 105 which differ by at least one geometric feature and are positioned at the single pitch p to form the composite periodic target structure, may be used as building blocks for full scale metrology target designs, using designs 100 to replace some or all of prior art designs 90, 91 (as exemplified in Figisre 2B by a standard AIM, advanced imaging metrology, target design).
[0034] Embodiments of the current invention overcome the shortcomings of the prior art. The illustrated embodiments are generally described with respect to Self-Aligned Double and Quadruple Patterning (SADP and SAQP, respectively) in a non-limiting manner, and may be applied to other integration schemes as well . The present invention discloses fill factor modulation as a new solution to the trade-off problem optical resolution (requiring a coarse pitch in the scale of 2000nm) versus target printability (requiring a fine pitch in the scale of lOOnm). The present invention discloses a high density architecture design following the device segmentation lattice (or a predefined periodicity compatible with the photolithography and fabrication process) at fine pitch 75, in which some of recurring elements 70 are removed, either completely or replaced with SRAF (sub-resolution assist features) elements 105. The number and location of removed elements per~target may be optimized for specific target stack.
[0035] Figisre 2C is a high level schematic illustration of fine pitch selection, according to some embodiments of the invention. Pitch 75 may be selected according to the respective patterning process, and in particular, the introduction of SRAF elements 105 to the mask allows supporting the periodicity of mask pattern 100 with device pitch 75 which reduces the offset between printed pattern 102 and the device due to scanner aberrations.
[0036] In certain embodiments, target structures 100 may comprise multiple target structures 71 which are configured to share a common center of symmetry upon alignment, wherein each target structure 71 comprises at least two pattern elements per direction. The pattern elements comprise features which are constrained to locations on a segmentation grid which is consistent with the periodicity of specific patterning process. The fill factor of the present vs. the absent features may be adjusted to create contrast at a periodicity which can be detected by a metrology sensor.
[0037] Elements from Figures 2A-2C may be combined in any operable combination, and the illustration of certain elements in certain figures and not in others merely serves an explanatory purpose and is non-limiting.
[0038] In accordance with suggested approach the minimal open space width for double and quadruple patterning is defined in the following non-limiting example. In case of double patterning the minimal open space width 77A for lithography pitch 75 of 90nm is 3 -45nm-15nm = 120nm, whereas for quadruple patterning the minimal open space width 77B is 5 -22.5nm - 7nm ~ 105 ran. This minimal space width may be further reduced by using non-periodic segmentation within coarse pitch 106. Open spaces 77A, 77B which are left in the printed pattern are a trade-off between target contrast and process compatibility of the target. The usage of polarization or dark field metrology or other contrast enhancement optical schemes may allow the reduction of the maximal width of the open spaces (77A, 77B) below lithography device pitch 75. [0039] Figures 3A-3D are schematic illustrations of comparisons between the device, prior art targets and disclosed target designs, according to some embodiments of the invention. The comparison illustrates, in a non-limiting manner, advantages of disclosed target designs 100 and ways to optimize target designs 100 with respect to the tradeoffs described above. Figure 3A schematically illustrates masks for respective device 80A (corresponding to device 80), standard AIM target 90 A (corresponding to standard AIM target 90), FFM target element 220B (corresponding to FFM target 220A) and FFM with SRAF target designs 100A (corresponding to FFM with SRAF target designs 100). The masks represent schematically dark field mask which are commonly used for overlay targets, with elements 60, 60A, 60B, 60C representing the light blocking (e.g., chrome) regions in the reticle of the mask.
[0040] Figure 3A is a high level schematic illustration of exemplary device mask 80A, standard ΑΓΜ target mask 90A, fill factor modulated (FFM) target mask 220B and FFM with SRAF target design mask 100 A used in a target design test, according to some embodiments of the invention. Elements 70A, pitch 75A and CD 74A are illustrated schematically in the corresponding locations to elements 70, pitch 75 and CD 74 illustrated in Figures 2A and 2B. Corresponding elements 60, pitch 65 and CD 64 of respective masks 80A, 90A, 220B and 100A are schematically illustrated as well, as are target elements 71 and gaps 103, 104.
[0041] As exemplary non-limiting dimensions, device pitch 75 may be lOOnm and device CD may be 50nm. In target design 100, coarse pitch 106 may be 1700nm, coarse line 107 (e.g., twelve target elements 70) may be 1150nm and coarse space 103A may be 650nm, resulting in a Coarse line (107) : Coarse space (103A) (L:S) ratio = 1.77 which improves both printability and the pattern positioning error (PPE). In certain embodiments, L:S ratios larger than one (L: S > 1), for either bright or dark field mask designs may be used to improve printability and PP),
[0042] Figure 3B is a high level schematic illustration of an aerial image performance test of the target mask designs presented in Figure 3A, according to some embodiments of the invention. Using an optimized dipole X illumination with a dark field binary mask and positive tone development anchored on the device and using Y polarization, a comparison of the aerial images for designs 80, 90, 220A and 100 is shown. The inventors point out that with respect to AIM: target 90 and FFM target 220A, FFM+SRAF target 100 provides an aerial image which matches best to device 80 and also has the largest process window. The difference in imaging performance is particularly notable at the edge line 70B, which is of special importance for the imaging performance.
[0043] Figure 3C is a high level schematic illustration of a resist imaging performance test of the target designs presented in Figure 3A, according to some embodiments of the invention. The inventors point out that with respect to AIM target 90 and FFM target 220A, FFM+SRAF target 100 provides the best edge line printability, in agreement with the results presented in Figure 3B. Figure 3C exemplifies the improvement of imaging performance when advancing from AIM target 90 through FFM target 220A to FFM+SRAF target 100, as the resulting target image profiles become closer to the device image profile 80 (as device 80 has, by design, better lithographic performance compared to overlay targets).
[0044] Figure 3D is a high level schematic illustration of diffraction comparisons the the scanner's exit pupil of the target designs presented in Figure 3A, according to some embodiments of the invention. The inventors point out that with respect to AIM target 90 and FFM target 220A, FFM+SRAF target 100 provides better pupil matching results (illustrated by a broad arrow) that reduces the PPE bias as it provides the maximal intensity (top line of images) and a most similar shape of the diffraction signals (bottom line of images).
[0045] In certain embodiments, spaces 104 and/or pitch 75 may be adjusted to avoid a forbidden lithographic pitch. In metrology overlay imaging targets composed of multiple composite periodic structures 100, spaces 104 and/or pitch 75 may be adjusted to obtain a close match in diffraction patterns of the target with respect to a model device (e.g., device 80 and the diffraction patterns schematically illustrated in Figure 3D). In certain embodiments, SRAF assist elements 105, configured to obtain a close match in diffraction patterns of the target with respect to a model device (e.g., device 80 and the diffraction patterns schematically illustrated in Figure 3D) may be added composite periodic structure 100. Lithography simulation may be used to design edge placements of target elements 71, e.g., of edge elements 70B illustrated in Figures 3B and 3C. [0046] Figure 4 is a high level flowchart illustrating a method 200, according to some embodiments of the invention. The method stages may be carried out with respect to target structures 100 described above, which may optionally be configured to implement method 200. Method 200 may be at least partially implemented by at least one computer processor, e.g., in a metrology target design module. Certain embodiments comprise computer program products comprising a computer readable storage medium having computer readable program embodied therewith and configured to carry out the relevant stages of method 200. Certain embodiments comprise target design files of respective targets designed by embodiments of method 200.
[0047] Method 200 may comprise defining target elements by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch (stage 210). The at least one geometric difference may be a critical dimension.
[0048] Method 200 may comprise deleting elements from a device-based periodic pattern (stage 220), introducing assist elements to re-instate the fine pitch (stage 230) and optionally designing the assist elements to optimize printability and optical resolution of the target elements (stage 240).
[0049] Method 200 may comprise adjusting the spaces and/or the fine segmentation to avoid a forbidden lithographic pitch (stage 250) and/or adjusting the spaces and/or the fine segmentation to obtain a close match in the diffraction pattern of the device and the target (stage 255).
[0050] Method 200 may comprise adding SRAF element(s) to obtain a close match in the diffraction pattern of the device and the target (stage 260). Method 200 may comprise using lithography simulation in the design of the edge placements of the fine segmentation (stage 270),
[0051] Method 200 may further comprise designing imaging targets from the composite periodic structures (stage 280) and producing and/or measuring the targets (stage 290), Method 200 may comprise carrying out any of the stages using computer processor(s) (stage 295). Method 200 may comprise stages taught by U.S. Patent No. 7,925,486, incorporated herein by reference in its entirety, which discloses computer-implemented methods, carrier media, and systems for creating a metrology target structure design for a reticle layout. It is noted that overlay scatterometry targets may be designed using the disclosed principles and the disclosed target elements, and are considered likewise part of the present disclosure.
[0052] Certain embodiments comprise metrology measurements of targets 100 and/or targets designed by methods 200, possibly measurements taken using polarized illumination.
[0053] Advantageously, targets 100 and methods 200 may provide improved printability, due to constraining the location of all elements in the target to the segmentation grid. This advantage is achieved in embodiments which provide enough space to add SRAF elements 105 after increasing the CD for FFM patterns 220A. It is emphasized that this condition of commensurability between coarse and fine pitch is non-limiting. Targets 100 and methods 200 may provide improved process compatibility, due to constraining all elements to the device critical dimension, while maintaining minimal spacing between the on wafer features. Targets 100 and methods 200 may provide improved target-to- device matching (minimizing target to device offsets) due to device-like response of proposed target structure to various pattern-dependent (such as density, L/S dimensions) process steps (Lithography, Etch, CMP, possibly even deposition).
[0054] Aspects of the present invention are described above with reference to flowchart illustrations and/or portion diagrams of methods, apparatus (systems) and computer program products according to embodiments of the invention. It will be understood that each portion of the flowchart illustrations and/or portion diagrams, and combinations of portions in the flowchart illustrations and/or portion diagrams, can be implemented by computer program instructions. These computer program instaictions may be provided to a processor of a general puipose computer, special puipose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or portion diagram or portions thereof.
[0055] These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or portion diagram or portions thereof.
[0056] The computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or portion diagram or portions thereof,
[0057] The aforementioned flowchart and diagrams illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present invention. In this regard, each portion in the flowchart or portion diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the portion may occur out of the order noted in the figures. For example, two portions shown in succession may, in fact, be executed substantially concurrently, or the portions may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each portion of the portion diagrams and/or flowchart illustration, and combinations of portions in the portion diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
[0058] In the above description, an embodiment is an example or implementation of the invention. The various appearances of "one embodiment", "an embodiment", "certain embodiments" or "some embodiments" do not necessarily all refer to the same embodiments. Although various features of the invention may be described in the context of a single embodiment, the features may also be provided separately or in any suitable combination. Conversely, although the invention may be described herein in the context of separate embodiments for clarity, the invention may also be implemented in a single embodiment. Certain embodiments of the invention may include features from different embodiments disclosed above, and certain embodiments may incorporate elements from other embodiments disclosed above. The disclosure of elements of the invention in the context of a specific embodiment is not to be taken as limiting their use in the specific embodiment alone. Furthermore, it is to be understood that the invention can be carried out or practiced in various ways and that the invention can be implemented in certain embodiments other than the ones outlined in the description above.
[0059] The invention is not limited to those diagrams or to the corresponding descriptions. For example, flow need not move through each illustrated box or state, or in exactly the same order as illustrated and described. Meanings of technical and scientific terms used herein are to be commonly understood as by one of ordinary skill in the art to which the invention belongs, unless otherwise defined. While the invention has been described with respect to a limited number of embodiments, these should not be construed as limitations on the scope of the invention, but rather as exemplifications of some of the preferred embodiments. Other possible variations, modifications, and applications are also within the scope of the invention. Accordingly, the scope of the invention should not be limited by what has thus far been described, but by the appended claims and their legal equivalents.

Claims

CLAIMS What is claimed is:
1. A target design method comprising defining target elements by replacing elements from a periodic pattern having a pitch p, by assist elements having at least one geometric difference from the replaced elements, to form a composite periodic structure that maintains the pitch p as a single pitch.
2. The method of claim 1 , wherein the at least one geometric difference is a critical dimension.
3. The method of claim 1, further comprising adjusting spaces between the target elements and/or the pitch p to avoid a forbidden lithographic pitch.
4. The method of claim 1, further comprising using lithography simulation to design edge placements of the target elements.
5. The method of claim 1, further comprising designing a metrology overlay imaging target from a plurality of the composite periodic structures.
6. The method of claim 5, further comprising adjusting spaces between the target elements and/or the pitch p to obtain a close match in diffraction patterns of the target with respect to a model device.
7. The method of claim 5, further comprising adding, to the composite periodic stmcture, assist elements configured to obtain a close match in diffraction patterns of the target with respect to a model device.
8. The method of any one of claims 1.-7, carried out by at least one computer processor.
9. A composite periodic structure design according to the method of any one of claims 1-8.
10. A metrology overlay imaging target comprising a plurality of the composite periodic target stmcture designs of claim 9.
1 1. A computer program product comprising a non-transitory computer readable storage medium having computer readable program embodied therewith, the computer readable program configured to carry out the method of any one of claims 1.-8.
12. A composite periodic target structure design comprising target elements and assist elements which differ by at least one geometric feature and are positioned at a single pitch/? to form the composite periodic target stmcture.
13. The composite periodic target structure design of claim 12, wherein the at least one geometric feature is a critical dimension.
14. The composite periodic target structure design of claim 12, wherein spaces between the target elements and/or the pitch p are adjusted to avoid a forbidden lithographic pitch.
15. The composite periodic target structure design of claim 12, wherein edge placements of the target elements are designed using lithography simulation,
16. A metrology target design comprising a plurality of the composite periodic target structure designs of any one of claim 12-15.
17. The metrology target design of claim 16, wherein spaces between the target elements and/or the pitch p are adjusted to obtain a close match in diffraction patterns of the target design with respect to a model device.
18. The metrology target design of claim 16, wherein the composite periodic structure further comprises at least one assist element configured to obtain a close match in diffraction patterns of the target design with respect to a model device.
19. A target produced by multiple patterning from the metrology target design of any one of claims 12-18.
20. Metrology measurements of the target of claim 19.
21. The metrology measurements of claim 20, carried out using polarized illumination.
EP16898139.7A 2016-04-04 2016-11-04 Process compatibility improvement by fill factor modulation Active EP3440511B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662318086P 2016-04-04 2016-04-04
PCT/US2016/060626 WO2017176314A1 (en) 2016-04-04 2016-11-04 Process compatibility improvement by fill factor modulation

Publications (3)

Publication Number Publication Date
EP3440511A1 true EP3440511A1 (en) 2019-02-13
EP3440511A4 EP3440511A4 (en) 2019-12-18
EP3440511B1 EP3440511B1 (en) 2024-03-06

Family

ID=60001339

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16898139.7A Active EP3440511B1 (en) 2016-04-04 2016-11-04 Process compatibility improvement by fill factor modulation

Country Status (8)

Country Link
US (1) US10579768B2 (en)
EP (1) EP3440511B1 (en)
JP (1) JP6952711B2 (en)
KR (1) KR20180123156A (en)
CN (1) CN109073981B (en)
IL (1) IL261879B (en)
TW (1) TWI710860B (en)
WO (1) WO2017176314A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102495480B1 (en) * 2017-02-10 2023-02-02 케이엘에이 코포레이션 Mitigation of inaccuracies related to grating asymmetries in scatterometry measurements
JP2020529621A (en) 2017-06-06 2020-10-08 ケーエルエー コーポレイション Reticle optimization algorithm and optimal target design
US10628544B2 (en) 2017-09-25 2020-04-21 International Business Machines Corporation Optimizing integrated circuit designs based on interactions between multiple integration design rules
WO2019083560A1 (en) * 2017-10-23 2019-05-02 Kla-Tencor Corporation Reduction or elimination of pattern placement error in metrology measurements
CN112789557A (en) * 2018-10-30 2021-05-11 科磊股份有限公司 Estimation of asymmetric aberrations
US20220121129A1 (en) * 2019-02-19 2022-04-21 Asml Netherlands B.V. Metrology system, lithographic apparatus, and method

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6303252B1 (en) 1999-12-27 2001-10-16 United Microelectronics Corp. Reticle having assist feature between semi-dense lines
TW512424B (en) * 2000-05-01 2002-12-01 Asml Masktools Bv Hybrid phase-shift mask
TW479157B (en) 2000-07-21 2002-03-11 Asm Lithography Bv Mask for use in a lithographic projection apparatus and method of making the same
US6433878B1 (en) * 2001-01-29 2002-08-13 Timbre Technology, Inc. Method and apparatus for the determination of mask rules using scatterometry
US6519760B2 (en) * 2001-02-28 2003-02-11 Asml Masktools, B.V. Method and apparatus for minimizing optical proximity effects
SG108975A1 (en) * 2003-07-11 2005-02-28 Asml Netherlands Bv Marker structure for alignment or overlay to correct pattern induced displacement, mask pattern for defining such a marker structure and lithographic projection apparatus using such a mask pattern
SG111289A1 (en) * 2003-11-05 2005-05-30 Asml Masktools Bv A method for performing transmission tuning of a mask pattern to improve process latitude
ATE476687T1 (en) * 2003-12-19 2010-08-15 Ibm DIFFERENTIAL METROLOGY FOR CRITICAL DIMENSIONS AND SUPERPOSITION
JP4634849B2 (en) * 2005-04-12 2011-02-16 株式会社東芝 Integrated circuit pattern layout, photomask, semiconductor device manufacturing method, and data creation method
US7749662B2 (en) * 2005-10-07 2010-07-06 Globalfoundries Inc. Process margin using discrete assist features
US7925486B2 (en) 2006-03-14 2011-04-12 Kla-Tencor Technologies Corp. Computer-implemented methods, carrier media, and systems for creating a metrology target structure design for a reticle layout
US7911612B2 (en) 2007-06-13 2011-03-22 Asml Netherlands B.V. Inspection method and apparatus, lithographic apparatus, lithographic processing cell and device manufacturing method
KR100880232B1 (en) * 2007-08-20 2009-01-28 주식회사 동부하이텍 Fineness mask, and method of forming mask pattern using the same
JP2009109581A (en) * 2007-10-26 2009-05-21 Toshiba Corp Method of manufacturing semiconductor device
JP5529391B2 (en) * 2008-03-21 2014-06-25 ルネサスエレクトロニクス株式会社 Halftone phase shift mask, semiconductor device manufacturing apparatus having the halftone phase shift mask, and semiconductor device manufacturing method using the halftone phase shift mask
JP5627394B2 (en) * 2010-10-29 2014-11-19 キヤノン株式会社 Program for determining mask data and exposure conditions, determination method, mask manufacturing method, exposure method, and device manufacturing method
US8913237B2 (en) * 2012-06-26 2014-12-16 Kla-Tencor Corporation Device-like scatterometry overlay targets
WO2015009619A1 (en) * 2013-07-15 2015-01-22 Kla-Tencor Corporation Producing resist layers using fine segmentation
WO2015090839A1 (en) * 2013-12-17 2015-06-25 Asml Netherlands B.V. Inspection method, lithographic apparatus, mask and substrate
WO2015109036A1 (en) * 2014-01-15 2015-07-23 Kla-Tencor Corporation Overlay measurement of pitch walk in multiply patterned targets
JP6421237B2 (en) * 2014-08-29 2018-11-07 エーエスエムエル ネザーランズ ビー.ブイ. Metrology method, target and substrate
NL2017300A (en) * 2015-08-27 2017-03-01 Asml Netherlands Bv Method and apparatus for measuring a parameter of a lithographic process, substrate and patterning devices for use in the method
CN109073980B (en) * 2015-12-17 2021-06-18 Asml荷兰有限公司 Adjustment of the measuring apparatus or measurement by the measuring apparatus based on the characteristics of the measured target

Also Published As

Publication number Publication date
US10579768B2 (en) 2020-03-03
JP6952711B2 (en) 2021-10-20
CN109073981B (en) 2021-09-24
US20180157784A1 (en) 2018-06-07
IL261879B (en) 2021-01-31
WO2017176314A1 (en) 2017-10-12
IL261879A (en) 2018-10-31
JP2019517017A (en) 2019-06-20
TW201800873A (en) 2018-01-01
KR20180123156A (en) 2018-11-14
CN109073981A (en) 2018-12-21
EP3440511A4 (en) 2019-12-18
EP3440511B1 (en) 2024-03-06
TWI710860B (en) 2020-11-21

Similar Documents

Publication Publication Date Title
US10579768B2 (en) Process compatibility improvement by fill factor modulation
US7424699B2 (en) Modifying sub-resolution assist features according to rule-based and model-based techniques
US8592110B2 (en) Alignment marks for multi-exposure lithography
US9753364B2 (en) Producing resist layers using fine segmentation
Park et al. Application challenges with double patterning technology (DPT) beyond 45 nm
US20180232478A1 (en) Hot Spot and Process Window Monitoring
De Bisschop How to make lithography patterns print: the role of OPC and pattern layout
US20090128788A1 (en) System and method for making photomasks
US20140258946A1 (en) Mask set for double exposure process and method of using the mask set
US20140078479A1 (en) Image optimization using pupil filters in projecting printing systems with fixed or restricted illumination angular distribution
US20090004573A1 (en) System and method for making photomasks
US8365101B2 (en) Photomask constructions having liners of specified compositions along sidewalls of multi-layered structures
KR20200005682A (en) Reticle Optimization Algorithms and Optimal Target Design
US7765516B2 (en) System and method for making photomasks
Hendrickx et al. Hyper-NA imaging of 45nm node random CH layouts using inverse lithography
Arnold et al. Metrology challenges of double exposure and double patterning
KR20060129403A (en) Process for fabricating semiconductor device and method for generating mask pattern data
Meiring et al. ACLV driven double-patterning decomposition with extensively added printing assist features (PrAFs)
Lafferty et al. Gray assist bar OPC
Hendrickx et al. AIMS-45 image validation of contact hole patterns after inverse lithography at NA 1.35
KR100816244B1 (en) Mask for semiconductor device and method of forming pattern using the same
Burov et al. Stochastic side-lobe printing in EUV lithography: a simulation study
US10915031B1 (en) Optical source compensation
Philipsen et al. Mask innovations on the eve of high NA EUV lithography
US20130309869A1 (en) Lithography mask and method of manufacturing semiconductor device

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20181015

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20191114

RIC1 Information provided on ipc code assigned before grant

Ipc: G03F 7/00 20060101ALI20191108BHEP

Ipc: H01L 21/027 20060101ALI20191108BHEP

Ipc: H01L 21/66 20060101ALI20191108BHEP

Ipc: G03F 7/20 20060101AFI20191108BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20220617

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230526

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20230928

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016086222

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240607

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240606

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240606

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240606

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240607

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1664129

Country of ref document: AT

Kind code of ref document: T

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240706

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240708

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20240306