Nothing Special   »   [go: up one dir, main page]

DE60029118D1 - ASYNCHRONOUS CENTRALIZED MULTICANAL DMA CONTROL - Google Patents

ASYNCHRONOUS CENTRALIZED MULTICANAL DMA CONTROL

Info

Publication number
DE60029118D1
DE60029118D1 DE60029118T DE60029118T DE60029118D1 DE 60029118 D1 DE60029118 D1 DE 60029118D1 DE 60029118 T DE60029118 T DE 60029118T DE 60029118 T DE60029118 T DE 60029118T DE 60029118 D1 DE60029118 D1 DE 60029118D1
Authority
DE
Germany
Prior art keywords
requests
system bus
peripheral
bus
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60029118T
Other languages
German (de)
Other versions
DE60029118T2 (en
Inventor
Milford Brooks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Conexant Systems LLC
Original Assignee
Conexant Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Conexant Systems LLC filed Critical Conexant Systems LLC
Publication of DE60029118D1 publication Critical patent/DE60029118D1/en
Application granted granted Critical
Publication of DE60029118T2 publication Critical patent/DE60029118T2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration
    • G06F13/4036—Coupling between buses using bus bridges with arbitration and deadlock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Selective Calling Equipment (AREA)

Abstract

An electronic bridging device for transferring electronic data between a first device attached to a system bus and a peripheral device attached to a peripheral bus using a bridging circuit. The DMA controller comprises a system bus interface circuit for connecting the DMA controller to the system bus, a peripheral bus interface circuit for connecting the DMA controller to the peripheral bus, a data transfer request circuit for receiving data transfer requests from devices attached to the peripheral bus, and a control logic circuit for controlling the operation of DMA data transfer operations. Immediately upon receipt of one or more data transfer requests, the bridging device performs the following operations: requests access to the system bus, concatenates all pending peripheral bus data words into a single transfer, and transfers all pending requests across the bridging circuit. A corresponding method of transferring electronic data between a first device attached to a system bus and a peripheral device attached to a peripheral bus using a bridging circuit having a DMA controller is disclosed. The method comprises receiving one or more data transfer requests from devices attached to the system bus and the peripheral bus, immediately requesting access to the system bus upon receipt of the data transfer requests by the DMA controller, concatenating all pending peripheral bus data words into a single transfer sequence, and transferring all pending requests across the bridging circuit.
DE60029118T 1999-09-30 2000-09-27 ASYNCHRONOUS CENTRALIZED MULTICANAL DMA CONTROL Expired - Lifetime DE60029118T2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/409,820 US6532511B1 (en) 1999-09-30 1999-09-30 Asochronous centralized multi-channel DMA controller
US409820 1999-09-30
PCT/US2000/026543 WO2001024015A2 (en) 1999-09-30 2000-09-27 Asynchronous centralized multi-channel dma controller

Publications (2)

Publication Number Publication Date
DE60029118D1 true DE60029118D1 (en) 2006-08-10
DE60029118T2 DE60029118T2 (en) 2007-02-01

Family

ID=23622095

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60029118T Expired - Lifetime DE60029118T2 (en) 1999-09-30 2000-09-27 ASYNCHRONOUS CENTRALIZED MULTICANAL DMA CONTROL

Country Status (5)

Country Link
US (1) US6532511B1 (en)
EP (1) EP1222551B1 (en)
AT (1) ATE331989T1 (en)
DE (1) DE60029118T2 (en)
WO (1) WO2001024015A2 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6829669B2 (en) * 2000-09-08 2004-12-07 Texas Instruments Incorporated Bus bridge interface system
US6760802B2 (en) * 2000-09-08 2004-07-06 Texas Instruments Incorporated Time-out counter for multiple transaction bus system bus bridge
DE50114373D1 (en) * 2001-10-31 2008-11-13 Infineon Technologies Ag Data communications equipment
US7130953B2 (en) * 2003-03-05 2006-10-31 Broadcom Corporation Bus architecture techniques employing busses with different complexities
KR100630071B1 (en) * 2003-11-05 2006-09-27 삼성전자주식회사 High speed data transmission method using direct memory access method in multi-processors condition and apparatus therefor
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
CN100412833C (en) * 2003-11-17 2008-08-20 北京北大众志微系统科技有限责任公司 DMA controller, system chip possessing layered bus structure and data transmission method
KR100633742B1 (en) * 2003-12-23 2006-10-13 한국전자통신연구원 Direct memory access controller for updating data transmission size automatically from peripheral, and control method thereof
US20060031603A1 (en) * 2004-08-09 2006-02-09 Bradfield Travis A Multi-threaded/multi-issue DMA engine data transfer system
JP4785637B2 (en) * 2006-06-16 2011-10-05 キヤノン株式会社 Data transfer apparatus and control method thereof
TWI376605B (en) * 2006-09-04 2012-11-11 Novatek Microelectronics Corp Method and apparatus for enhancing data rate of advanced micro-controller bus architecture
US8224885B1 (en) 2009-01-26 2012-07-17 Teradici Corporation Method and system for remote computing session management
US8504756B2 (en) 2011-05-30 2013-08-06 Lsi Corporation System, circuit and method for improving system-on-chip bandwidth performance for high latency peripheral read accesses
WO2014147448A1 (en) * 2013-03-22 2014-09-25 Freescale Semiconductor, Inc. A method of controlling direct memory access of a peripheral memory of a peripheral by a master, an associated circuitry, an associated device and an associated computer program product
US9891986B2 (en) * 2016-01-26 2018-02-13 Nxp Usa, Inc. System and method for performing bus transactions
US11295205B2 (en) 2018-09-28 2022-04-05 Qualcomm Incorporated Neural processing unit (NPU) direct memory access (NDMA) memory bandwidth optimization

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208915A (en) * 1982-11-09 1993-05-04 Siemens Aktiengesellschaft Apparatus for the microprogram control of information transfer and a method for operating the same
US5717873A (en) 1993-09-30 1998-02-10 Intel Corporation Deadlock avoidance mechanism and method for multiple bus topology
US5623697A (en) 1994-11-30 1997-04-22 International Business Machines Corporation Bridge between two buses of a computer system with a direct memory access controller having a high address extension and a high count extension
JPH0954746A (en) 1995-08-11 1997-02-25 Toshiba Corp Computer system
US5768545A (en) 1996-06-11 1998-06-16 Intel Corporation Collect all transfers buffering mechanism utilizing passive release for a multiple bus environment
US6145017A (en) * 1997-08-05 2000-11-07 Adaptec, Inc. Data alignment system for a hardware accelerated command interpreter engine
US6279050B1 (en) * 1998-12-18 2001-08-21 Emc Corporation Data transfer apparatus having upper, lower, middle state machines, with middle state machine arbitrating among lower state machine side requesters including selective assembly/disassembly requests

Also Published As

Publication number Publication date
EP1222551B1 (en) 2006-06-28
ATE331989T1 (en) 2006-07-15
US6532511B1 (en) 2003-03-11
EP1222551A2 (en) 2002-07-17
WO2001024015A2 (en) 2001-04-05
WO2001024015A3 (en) 2001-10-25
DE60029118T2 (en) 2007-02-01

Similar Documents

Publication Publication Date Title
DE60029118D1 (en) ASYNCHRONOUS CENTRALIZED MULTICANAL DMA CONTROL
EP0917063A3 (en) Data processing system and microprocessor
WO2003043254A3 (en) Transferring data using direct memory access
CN110557311B (en) Inter-processor communication method for inter-die access latency in system-in-package
US5067075A (en) Method of direct memory access control
KR900000776A (en) Peripheral controller and adapter interface
GB2281421B (en) Integrated circuit
US7203781B2 (en) Bus architecture with primary bus and secondary or slave bus wherein transfer via DMA is in single transfer phase engagement of primary bus
CA2130064A1 (en) Method and Apparatus for Transferring Data Between a Host Processor and a Subsystem Processor in a Data Processing System
US6070210A (en) Timing mode selection apparatus for handling both burst mode data and single mode data in a DMA transmission system
EP0514080A2 (en) Transition signalling data communications
MY125199A (en) System and method for effectively performing isochronous data transfers
EP0344999A3 (en) Data transmission system
EP0798644A3 (en) Method and apparatus for accessing a chip-selectable device in a data processing system
EP0860767A3 (en) Disk control apparatus
KR910008420B1 (en) Interface circuit between cpu and peripheral i/o devices
WO2002008919A1 (en) Mobile communication device
JPS6269348A (en) Data transfer device
JP2990960B2 (en) Direct memory access controller
JP2552025B2 (en) Data transfer method
TW275677B (en) Peripheral access architecture in computer system
JPS61260350A (en) Parallel processing control system
JPH01174042A (en) Line control system
JPS58213372A (en) Data transfer device
JPH0341542A (en) Peripheral controller

Legal Events

Date Code Title Description
8364 No opposition during term of opposition