Peper et al., 2003 - Google Patents
Laying out circuits on asynchronous cellular arrays: a step towards feasible nanocomputers?Peper et al., 2003
View PDF- Document ID
- 3799343748393494452
- Author
- Peper F
- Lee J
- Adachi S
- Mashiko S
- Publication year
- Publication venue
- Nanotechnology
External Links
Snippet
Opinions differ widely as to the type of architecture most suitable for achieving the tremendous performance gains expected with computers built by nanotechnology. In this context little research effort has gone into asynchronous cellular arrays, an architecture that …
- 230000001413 cellular 0 title abstract description 147
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/002—Quantum computers, i.e. information processing by using quantum superposition, coherence, decoherence, entanglement, nonlocality, teleportation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Peper et al. | Laying out circuits on asynchronous cellular arrays: a step towards feasible nanocomputers? | |
| DeHon | Nanowire-based programmable architectures | |
| Beckett et al. | Towards nanocomputer architecture | |
| US7064000B2 (en) | Methods of chemically assembled electronic nanotechnology circuit fabrication | |
| Peper et al. | Fault-tolerance in nanocomputers: a cellular array approach | |
| US8766665B2 (en) | Reconfigurable logic automata | |
| Chaudhary et al. | Fabricatable interconnect and molecular QCA circuits | |
| Kim et al. | Field programmable stateful logic array | |
| Bandyopadhyay et al. | Computational paradigms in nanoelectronics: Quantum coupled single electron logic and neuromorphic networks | |
| Adachi et al. | Computation by asynchronously updating cellular automata | |
| Lee et al. | Brownian Circuits: Designs. | |
| Mosleh | A novel design of multiplexer based on nano‐scale quantum‐dot cellular automata | |
| Lent et al. | The development of quantum-dot cellular automata | |
| Peper et al. | Self-timed cellular automata and their computational ability | |
| DeHon | Design of programmable interconnect for sublithographic programmable logic arrays | |
| Abutaleb | A novel QCA shuffle-exchange network architecture with multicast and broadcast communication capabilities | |
| Moritz et al. | Latching on the wire and pipelining in nanoscale designs | |
| Crocker et al. | PLAs in quantum-dot cellular automata | |
| Lee et al. | Universal delay-insensitive circuits with bidirectional and buffering lines | |
| Lee et al. | Emergence of universal global behavior from reversible local transitions in asynchronous systems | |
| Gershenfeld et al. | Reconfigurable asynchronous logic automata: (RALA) | |
| Lee et al. | A partitioned cellular automaton approach for efficient implementation of asynchronous circuits | |
| Dwyer | Self-assembled computer architecture: design and fabrication theory | |
| Niemier et al. | Using circuits and systems-level research to drive nanotechnology | |
| Bandyopadhyay et al. | Granular nanoelectronics |