Danger et al., 2000 - Google Patents
Efficient FPGA implementation of Gaussian noise generator for communication channel emulationDanger et al., 2000
View PDF- Document ID
- 2834015516659021355
- Author
- Danger J
- Ghazel A
- Boutillon E
- Laamari H
- Publication year
- Publication venue
- ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 00EX445)
External Links
Snippet
In this paper, a high accuracy Gaussian noise generator emulator is defined and optimized for hardware implementation on a FPGA. The proposed emulator is based on the Box-Muller method implemented by using ROM tabulation and a random memory access. By means of …
- 238000004891 communication 0 title description 4
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Danger et al. | Efficient FPGA implementation of Gaussian noise generator for communication channel emulation | |
| US6614813B1 (en) | Multiplexed chirp waveform synthesizer | |
| Ghazel et al. | Design and performance analysis of a high speed AWGN communication channel emulator | |
| US9575726B2 (en) | Bit sequence generator and apparatus for calculating a sub-rate transition matrix and a sub-rate initial state for a state machine of a plurality of state machines | |
| Ramírez et al. | Fast RNS FPL-based communications receiver design and implementation | |
| WO2006032941A1 (en) | Method and apparatus for generating pseudo random numbers | |
| CN105138306A (en) | Generation method for pseudo-random signals with optional data bits | |
| US20110225223A1 (en) | Generating unique random numbers for multiple instantiations | |
| Lee et al. | A hardware Gaussian noise generator for channel code evaluation | |
| US7340496B2 (en) | System and method for determining the Nth state of linear feedback shift registers | |
| EP2827516B1 (en) | Scrambling code generation method, apparatus and scrambling code processing apparatus | |
| Forbes | Prime clusters and Cunningham chains | |
| US7830949B2 (en) | Cross correlation circuits and methods | |
| CN109033596A (en) | Parallel pseudo-random sequences Generator Design method based on FPGA | |
| US8909510B2 (en) | LFSR emulation | |
| WO2003096180A2 (en) | Fast multiplication circuits | |
| Anashin et al. | ABC: A new fast flexible stream cipher | |
| TWI387921B (en) | A normal distributed random number generator by using the clt and the random number generating method thereof | |
| US20050143982A1 (en) | Method and system for accelerating power complementary cumulative distribution function measurements | |
| CN204856461U (en) | Optional pseudo -random signal generator of data bits | |
| CN1768326B (en) | Configurable multi-step linear feedback shift register | |
| CN106502627A (en) | A kind of pseudo-random number seed generation method | |
| Fúster-Sabater et al. | Concatenated automata in cryptanalysis of stream ciphers | |
| Maache et al. | Design and Implementation of a flexible Multi-purpose Cryptographic System on low cost FPGA | |
| Colavito et al. | Composite look-up table Gaussian pseudo-random number generator |