Nothing Special   »   [go: up one dir, main page]

Chandu, 2022 - Google Patents

A survey of memory controller architectures: Design trends and performance trade-offs

Chandu, 2022

View PDF
Document ID
14842153859264938724
Author
Chandu H
Publication year
Publication venue
Int. J. Res. Anal. Rev

External Links

Snippet

Memory bandwidth is becoming more important as the number of cores increases in multicore computing. Memory controllers are critical components in modern computing systems, responsible for managing the data exchange among the CPU and memory …
Continue reading at www.ijrar.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1228—Interconnection, or transfer of information or other signals between, memories, peripherals or central processing units

Similar Documents

Publication Publication Date Title
Gao et al. Practical near-data processing for in-memory analytics frameworks
Lee et al. Decoupled direct memory access: Isolating CPU and IO traffic by leveraging a dual-data-port DRAM
KR101354346B1 (en) Memory having internal processors and methods of controlling memory access
US9281036B2 (en) Memory device having an adaptable number of open rows
US11914903B2 (en) Systems, methods, and devices for accelerators with virtualization and tiered memory
Weis et al. Exploration and optimization of 3-D integrated DRAM subsystems
Nowick et al. The design of a high-performance cache controller: a case study in asynchronous synthesis
Gao et al. DRAF: A low-power DRAM-based reconfigurable acceleration fabric
Shao et al. Toward cache-friendly hardware accelerators
Bender et al. Two-level main memory co-design: Multi-threaded algorithmic primitives, analysis, and simulation
Hazarika et al. Survey on memory management techniques in heterogeneous computing systems
Lari et al. Hierarchical power management for adaptive tightly-coupled processor arrays
Stevens et al. An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk
Sklyarov et al. Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip
Oliveira et al. MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing
Van Lunteren et al. Coherently attached programmable near-memory acceleration platform and its application to stencil processing
Chandu A Survey of Memory Controller Architectures: Design Trends and Performance Trade-offs
US6272067B1 (en) SRAM synchronized with an optimized clock signal based on a delay and an external clock
Behnam et al. Adaptively Reduced DRAM Caching for Energy-Efficient High Bandwidth Memory
CN112100098B (en) DDR control system and DDR memory system
Sharma et al. Construct High-Speed SDRAM Memory Controller Using Multiple FIFO’s for AHBMemory SlaveInterface
Huang et al. A reconfigurable cache for efficient use of tag RAM as scratch-pad memory
Maura et al. Variation aware power management for GPU memories
Bhadauria et al. Optimizing thread throughput for multithreaded workloads on memory constrained CMPs
Pradeep et al. FPGA based area efficient implementation of DDR SDRAM memory controller using verilog HDL